久久精品国产亚洲AV麻豆网站,国产婬乱a一级毛片多女,欧美∧v中文人妻在线

<code id="qjga1"></code>

收藏本站

您好，
買賣IC網(wǎng)歡迎您。
請登錄
免費注冊

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376464 > XRT94L31_07 (Exar Corporation) 3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC PDF資料下載

參數(shù)資料

型號：	XRT94L31_07
廠商：	Exar Corporation
英文描述：	3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
中文描述：	3通道DS3/E3/STS-1給STS-3/STM-1映射器集成電路
文件頁數(shù)：	68/133頁
文件大小：	1014K
代理商：	XRT94L31_07

第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁

XRT94L31

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC

REV. 1.0.1

D15

E20

AE13

RxOHCLK_0

RxOHCLK_1

RxOHCLK_2

CMOS

Receive Overhead Data Output Interface - clock

This output pin functions as the Receive Overhead Clock output for the

receive system side interface when the XRT94L31 is configured to oper-

ate in DS3/E3 mode, however, it functions as the Receive STS-1 Over-

head Clock output when the device is configured to operate in the STS-1

mode.

When configured to operate in DS3/E3 mode:

The channel will output the overhead bits (within the incoming DS3 or E3

frames) via the RxOH_n output pin, upon the falling edge of this clock

signal.

As a consequence, the user's local terminal equipment should use the

rising edge of this clock signal to sample the data on both the RxOH and

RxOHFrame output pins.

OTE

This clock signal is always active.

When configured to operate in STS-1 mode:

These output pins, along with RxOH_n, RxOHFrame_n, and

RxOHEnable_n function as the Receive STS-1 TOH and POH Output

Port.These output pins function as the Clock Output signals for the

Receive STS-1 TOH and POH Output Port. The RxOH_n,

RxSTS1Frame_n and RxOHEnable_n output pins are updated upon the

falling edge of this clock signal.

E15

D22

AD13

RxOHFRAME_0

RxOHFRAME_1

RxOHFRAME_2

CMOS

Receive Overhead Data Interface - Framing Pulse indicator

This output pin functions as the Receive Overhead Clock output for the

receive system side interface when the XRT94L31 is configured to oper-

ate in DS3/E3 mode, however, it functions as the Receive STS-1 Over-

head Clock output when the device is configured to operate in the STS-1

mode.

When configured to operate in DS3/E3 mode:

This output pin pulses "High" whenever the Receive Overhead Data

Output Interface block outputs the first overhead bit of a new DS3 or E3

frame.

When configured to operate in STS-1 mode:

These output pins, along with RxOH_n, RxOHEnable_n and RxOHClk_n

function as the Receive STS-1 TOH and POH Output Port.

These output pins will pulse "High" coincident with either of the following

events.

When the very first TOH byte (A1), of a given STS-1 frame, is being out-

put via the corresponding RxOH_n output pin.

When the very first POH byte (J1), of a given STS-1 frame, is being out-

put via the corresponding RxOH_n output pin.

The external circuitry can determine whether or not these output pins are

pulsing "High" for the first TOH or POH byte by checking the state of the

corresponding RxOHEnable_n output pin.

Y26

RxPERR

CMOS