XRT94L43
II
REV. 1.0.2
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
P
OWER
S
UPPLY
P
INS
............................................................................................................................... 288
VDD = 3.3V............................................................................................................................................ 288
VDD (2.5V) ............................................................................................................................................. 288
G
ROUND
.................................................................................................................................................. 290
N
O
C
ONNECTS
......................................................................................................................................... 290
DC ELECTRICAL CHARACTERISTICS ...................................................................... 292
DC C
HARACTERISTICS
FOR
TTL
INPUT
/CMOS
OUTPUT
............................................................................. 292
DC C
HARACTERISTICS
FOR
LVPECL I/O.................................................................................................. 292
AC ELECTRICAL CHARACTERISTICS....................................................................... 293
1.0 MICROPROCESSOR INTERFACE TIMING FOR REVISION D SILICON ......................................... 293
1.1 MICROPROCESSOR INTERFACE TIMING - ASYNCHRONOUS INTEL MODE.......................................... 293
F
IGURE
5. A
SYNCHRONOUS
M
ODE
1 - I
NTEL
T
YPE
P
ROGRAMMED
I/O T
IMING
(W
RITE
C
YCLE
)....................................................... 293
F
IGURE
6. A
SYNCHRONOUS
M
ODE
1 - I
NTEL
T
YPE
P
ROGRAMMED
I/O T
IMING
(R
EAD
C
YCLE
)......................................................... 293
T
ABLE
1: T
IMING
I
NFORMATION
FOR
THE
M
ICROPROCESSOR
I
NTERFACE
,
WHEN
CONFIGURED
TO
OPERATE
IN
THE
I
NTEL
A
SYNCHRONOUS
M
ODE
......................................................................................................................................................................... 294
1.2 MICROPROCESSOR INTERFACE TIMING - ASYNCHRONOUS MOTOROLA (68K) MODE ..................... 294
F
IGURE
7. A
SYNCHRONOUS
M
ODE
2 - M
OTOROLA
68K P
ROGRAMMED
I/O T
IMING
(W
RITE
C
YCLE
)................................................ 294
F
IGURE
8. A
SYNCHRONOUS
M
ODE
2 - M
OTOROLA
68K P
ROGRAMMED
I/O T
IMING
(R
EAD
C
YCLE
) ................................................. 295
T
ABLE
2: T
IMING
I
NFORMATION
FOR
THE
M
ICROPROCESSOR
I
NTERFACE
WHEN
CONFIGURED
TO
OPERATE
IN
THE
M
OTOROLA
(68K) A
SYN
-
CHRONOUS
M
ODE
........................................................................................................................................................ 295
1.3 MICROPROCESSOR INTERFACE TIMING - POWER PC 403 SYNCHRONOUS MODE ............................ 296
F
IGURE
9. S
YNCHRONOUS
M
ODE
3 - IBM P
OWER
PC 403 I
NTERFACE
T
IMING
(W
RITE
C
YCLE
)....................................................... 296
F
IGURE
10. S
YNCHRONOUS
M
ODE
3 - IBM P
OWER
PC 403 I
NTERFACE
T
IMING
(R
EAD
C
YCLE
)...................................................... 297
T
ABLE
3: T
IMING
I
NFORMATION
FOR
THE
M
ICROPROCESSOR
I
NTERFACE
,
WHEN
CONFIGURED
TO
OPERATE
IN
THE
IBM P
OWER
PC403 M
ODE
297
1.4 MICROPROCESSOR INTERFACE TIMING - IDT3051/52 MODE.................................................................. 298
F
IGURE
11. S
YNCHRONOUS
M
ODE
4 - IDT3051/52 I
NTERFACE
T
IMING
(W
RITE
C
YCLE
)................................................................. 298
F
IGURE
12. S
YNCHRONOUS
M
ODE
4 - IDT3051/52 I
NTERFACE
T
IMING
(R
EAD
C
YCLE
).................................................................. 299
T
ABLE
4: T
IMING
I
NFORMATION
FOR
THE
M
ICROPROCESSOR
I
NTERFACE
,
WHEN
CONFIGURED
TO
OPERATE
IN
THE
IDT3051/52 M
ODE
299
2.0 STS-12/STM-4 TELECOM BUS INTERFACE TIMING INFORMATION............................................. 299
2.1 STS-12/STM-4 TELECOM BUS INTERFACE TIMING INFORMATION......................................................... 300
2.2 THE TRANSMIT STS-12/STM-4 TELECOM BUS INTERFACE TIMING ....................................................... 300
F
IGURE
13. W
AVEFORMS
OF
THE
S
IGNALS
THAT
ARE
OUTPUT
VIA
THE
T
RANSMIT
STS-12/STM-4 T
ELECOM
B
US
I
NTERFACE
......... 300
F
IGURE
14. T
IMING
RELATIONSHIPS
BETWEEN
THE
T
X
SBFP
INPUT
PIN
AND
THE
T
X
A_CLK
OUTPUT
PIN
WITHIN
THE
T
RANSMIT
STS-12/STM-
4 T
ELECOM
B
US
I
NTERFACE
........................................................................................................................................ 301
T
ABLE
5: T
IMING
I
NFORMATION
FOR
THE
T
RANSMIT
STS-12/STM-4 T
ELECOM
B
US
I
NTERFACE
..................................................... 301
2.3 THE RECEIVE STS-12/STM-4 TELECOM BUS INTERFACE TIMING.......................................................... 301
F
IGURE
15. W
AVEFORMS
OF
THE
S
IGNALS
THAT
ARE
I
NPUT
VIA
THE
R
ECEIVE
STS-12/STM-4 T
ELECOM
B
US
I
NTERFACE
.............. 302
T
ABLE
6: T
IMING
I
NFORMATION
FOR
THE
R
ECEIVE
STS-12/STM-4 T
ELECOM
B
US
I
NTERFACE
....................................................... 302
3.0 STS-12/STM-4 PECL INTERFACE TIMING INFORMATION ............................................................. 303
3.1 THE RECEIVE STS-12/STM-4 PECL INTERFACE TIMING........................................................................... 303
F
IGURE
16. W
AVEFORMS
OF
THE
S
IGNALS
THAT
ARE
I
NPUT
VIA
THE
R
ECEIVE
STS-12/STM-4 PECL I
NTERFACE
........................... 303
T
ABLE
7: T
IMING
I
NFORMATION
FOR
THE
R
ECEIVE
STS-12/STM-4 PECL I
NTERFACE
................................................................... 303
3.2 THE TRANSMIT STS-12/STM-4 PECL INTERFACE BLOCK....................................................................... 304
F
IGURE
17. W
AVEFORMS
OF
THE
T
RANSMIT
STS-12/STM-4 PECL I
NTERFACE
S
IGNALS
.............................................................. 304
T
ABLE
8: T
IMING
I
NFORMATION
FOR
THE
T
RANSMIT
STS-12/STM-4 PECL I
NTERFACE
................................................................. 304
4.0 DS3/E3/STS-1 LIU INTERFACE TIMING INFORMATION.................................................................. 304
4.1 INGRESS DS3/E3/STS-1 INTERFACE TIMING.............................................................................................. 304
F
IGURE
18. W
AVEFORMS
OF
THE
DS3/E3/STS-1
SIGNALS
THAT
ARE
INPUT
TO
THE
DS3/E3/STS-1 LIU
INTERFACE
IN
THE
INGRESS
DIREC
-
TION
........................................................................................................................................................................... 305
4.2 INGRESS TIMING FOR DS3/E3 APPLICATIONS.......................................................................................... 305
T
ABLE
9: T
IMING
INFORMATION
FOR
THE
INGRESS
DS3/
E
3/STS-1 LIU
INTERFACE
FOR
DS3/E3
APPLICATIONS
WHEN
THE
DS3/E3
FRAMER
BLOCK
HAS
BEEN
CONFIGURED
TO
SAMPLE
THE
DS3/E3/STS_1_DATA_IN
AND
DS3/E3/STS_1_NEG_IN
INPUT
PINS
UPON
THE
RISING
EDGE
OF
DS3/E3/STS_1_CLOCK_IN ............................................................................................................ 305
T
ABLE
10: T
IMING
I
NFORMATION
FOR
THE
I
NGRESS
DS3/E3/STS-1 LIU I
NTERFACE
FOR
DS3/E3 A
PPLICATIONS
AND
WHEN
THE
DS3/E3
F
RAMER
B
LOCK
HAS
BEEN
CONFIGURED
TO
SAMPLE
THE
DS3/E3/STS_1_DATA_IN
AND
DS3/E3/STS_1_NEG_IN
INPUT
PINS
UPON
THE
FALLING
EDGE
OF
DS3/E3/STS_1_CLOCK_IN ........................................................................................... 306
4.3 INGRESS TIMING FOR STS-1/STM-0 APPLICATIONS ................................................................................ 306
T
ABLE
11: T
IMING
I
NFORMATION
FOR
THE
I
NGRESS
DS3/E3/STS-1 LIU I
NTERFACE
FOR
STS-1/STM-0 A
PPLICATIONS
................. 306
4.4 THE EGRESS DS3/E3/STS-1 INTERFACE TIMING....................................................................................... 306
F
IGURE
19. W
AVEFORMS
OF
THE
DS3/E3/STS-1
SIGNALS
THAT
ARE
OUTPUT
FROM
THE
DS3/E3/STS-1 LIU I
NTERFACE
(
IN
THE
R
ECEIVE
/
E
GRESS
D
IRECTION
).................................................................................................................................................... 307