- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373760 > Z53C80SCSI (ZiLOG, Inc.) SMALL COMPUTER SYSTEM INTERFACE (SCSI) PDF資料下載
參數(shù)資料
| 型號(hào)： | Z53C80SCSI |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | SMALL COMPUTER SYSTEM INTERFACE (SCSI) |
| 中文描述： | 小型計(jì)算機(jī)系統(tǒng)接口（SCSI） |
| 文件頁數(shù)： | 5/40頁 |
| 文件大小： | 447K |
| 代理商： | Z53C80SCSI |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
5
Z53C80 SCSI
Z
ILOG
PS97SCC0200
PIN DESCRIPTION
Microprocessor Bus
A2-A0
Address Lines (Input).
Address lines are used to
access all internal registers with /CS, /IOR, and /IOW.
/CS
/Chip Select (Input, active Low)./CS, in conjunction
with /RD or /WR, enables the internal register selected by
A2-A0, to be read from or write to. /CS and /DACK must
never be active simultaneously.
/DACK
/DMA Acknowledge Input, active Low)./DACK, in
conjunction with /IOR and /IOW, is used to enable reading
or writing the SCSI I/O Data Registers when in the DMA
Mode. When the DRQ has acknowledged that the byte has
been successfully transferred to or from the DMA controller,
this signal is asserted. /DACK and /CS must never be
active simultaneously.
DRQ
DMA Request (Output, active High).This signal is
asserted when the chip is ready to transfer a data byte to
and from the DMA controller. The DMA Request will be
asserted only if the DMA Mode bit (Register 2, Bit 1) is set.
The transfer is complete upon reception of /DACK.
D7-D0
Data Lines (Bi-directional; Tri-State, active High).
The Data Bus lines carry data and commands to and from
SCSI. D7 is the most significant bit of this bus.
/EOP
/End of Process (Input, active Low). To terminate a
DMA transfer, this signal is asserted. The current byte will
be transferred but no additional bytes will be requested if
asserted during a DMA cycle. /EOP can be used to
generate an interrupt when it is received from a DMA
Controller.
/IOR
/I/O Read (Input, active Low). This signal is used to
read an internal register selected by /CS and A2-A0. The
Input Data Register can also be selected by this signal
when /DACK is active during DMA transfers.
/IOW
/I/O Write (Input, active Low). This signal is used to
write to an internal register selected by /CS and A2-A0. The
Output Data Register can also be selected by this signal
when used with /DACK during DMA transfers.
IRQ
Interrupt Request Output, active High). RQ alerts the
microprocessor of an error condition or an event completion.
Most of the interrupts are individually maskable.
READY
Ready (Output, active High). This signal can be
used to control the data transfer handshaking of block
mode DMA transfers. READY is asserted to indicate that
the chip is ready to transfer data and remains false after a
transfer until the chip is ready for another DMA transfer.
READY is always asserted when the DMA Mode Bit is a
zero.
/RESET
/Reset (Input, active Low). /RESET clears all
registers and has no effect upon the SCSI /RST signal.
Therefore it does not reset the SCSI bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z54122 | RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
| Z5U0603 | ceramic chip capacitors |
| Z5U0805 | ceramic chip capacitors |
| Z5U1206 | ceramic chip capacitors |
| Z5U1210 | ceramic chip capacitors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z53E11 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:E5M Operation Manual DX CODE ZA |
| Z53RD431 | 制造商:HVCA & CKE 功能描述:Varistor, MO, 430V, 50000A, 7000pF |
| Z540 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel Atom Processor |
| Z540-TRACEABLE-W/DATA | 功能描述:手持示波器 NIST-CAL-CERT TRACEABLE W/DATA RoHS:否 制造商:Fluke 帶寬:200 MHz 采樣比:2.5 GS/s 顯示器類型:153 mm Full Color LCD 設(shè)備類型:Oscilloscopes |
| Z54122 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:RETRIGGERABLE MONOSTABLE MULTIVIBRATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。