- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373771 > Z8S18006PEC (ZiLOG, Inc.) CAP 0.1UF 50V 2% NP0(C0G) AXIAL TR-14 PDF資料下載
參數(shù)資料
| 型號(hào)： | Z8S18006PEC |
| 廠商： | ZiLOG, Inc. |
| 元件分類： | 微處理器 |
| 英文描述： | CAP 0.1UF 50V 2% NP0(C0G) AXIAL TR-14 |
| 中文描述： | 強(qiáng)化Z180微處理器 |
| 文件頁(yè)數(shù)： | 63/70頁(yè) |
| 文件大?。?/td> | 387K |
| 代理商： | Z8S18006PEC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
DS971800401
P R E L I M I N A R Y
1-63
1
MMU BANK BASE REGISTER (BBR).
Mnemonic BBR
Address 39
BBR specifies the base address (on 4 KB boundaries)
used to generate a 19-bit physical address for Bank Area
accesses. All bits of BBR are reset to 0 during RESET.
MMU COMMON/BANK AREA REGISTER (CBAR).
Mnemonic CBAR
Address 3A
CBAR
Z80180/Z8S180/Z8L180 64 KB logical address space for
up to three areas; Common Area), Bank Area and Com-
mon Area 1.
specifies
boundaries
within
the
CA3-CA0:CA (bits 7-4).
CA specifies the start (Low) ad-
dress (on 4 KB boundaries) for the Common Area 1. This
also determines the last address of the Bank Area. All bits
of CA are set to 1 during RESET.
BA-BA0 (bits 3-0).
BA specifies the start (Low) address
(on 4 KB boundaries) for the Bank Area. This also deter-
mines the last address of the Common Area 0. All bits of
BA are set to 1 during RESET.
Figure 80. MMU Bank Base Register (BBR: I/O Address = 39H)
Bit
BB7
BB6
R/W
BB5
7
6
5
4
3
2
1
0
BB4
BB2
BB1
BB0
R/W
BB3
R/W
R/W
R/W
R/W
R/W
R/W
Figure 81. MMU Common/Bank Area Register (CBAR: I/O Address = 3 AH
Bit
CA3
CA2
R/W
CA1
7
6
5
4
3
2
1
0
CA0
BA2
BA1
BA0
MMU Common/Bank Area Register (CBAR: I/O Address = 3 AH)
R/W
BA3
R/W
R/W
R/W
R/W
R/W
R/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z8S18006PSC | CAP 1000PF 100V 5% NP0(C0G) DIP-2 TUBE |
| Z90102 | CAP 560PF 100V 10% X7R AXIAL BULK R-MIL-PRF-39014 |
| Z90103 | CAP 680PF 100V 10% X7R AXIAL BULK R-MIL-PRF-39014 |
| Z90104 | CAP 820PF 100V 10% X7R AXIAL BULK R-MIL-PRF-39014 |
| Z90110 | CAP 1000PF 100V 10% X7R AXIAL BULK R-MIL-PRF-39014 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z8S18006PSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18006VEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18006VSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18008FEC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
| Z8S18008FSC | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。