參數(shù)資料
型號(hào): Z8S180
廠商: ZiLOG, Inc.
英文描述: CAP 0.1UF 100V +80-20% Z5U AXIAL TR-14
中文描述: 強(qiáng)化Z180微處理器
文件頁(yè)數(shù): 59/70頁(yè)
文件大小: 387K
代理商: Z8S180
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
DS971800401
P R E L I M I N A R Y
1-59
1
With one-wait-state I/O cycles (the fastest possible except
for the ASCIs), it is unlikely that an output device will be
able to update its Request in time, and edge sense is re-
quired.
DIM1, DIM0: DMA Channel 1 I/O and Memory Mode
(bits 1-0).
Specifies the source/destination and address
modifier for channel 1 memory to/from I/O transfer modes.
DIM1 and DIM0 are cleared to 0 during RESET.
INTERRUPT VECTOR LOW REGISTER
Mnemonic: IL
Address 33
Bits 7-5 of IL are used as bits 7-5 of the synthesized inter-
rupt vector during interrupts for the INT1 and INT2 pins
and for the DMAs, ASCIs, PRTs, and CSI/O. These three
bits are cleared to 0 during Reset (Figure 75).
INT/TRAP CONTROL REGISTER
Mnemonics ITC
Address 34
INT/TRAP Control Register (ITC, I/O Address 34H).
This register is used in handling TRAP interrupts and to
enable or disable Maskable Interrupt Level 0 and the INT1
and INT2 pins.
TRAP (bit 7).
This bit is set to 1 when an undefined Op-
code is fetched. TRAP can be reset under program control
by writing it with a 0, however, it cannot be written with 1
under program control. TRAP is reset to 0 during RESET.
UFO: Undefined Fetch Object (bit 6).
When a TRAP in-
terrupt occurs, the contents of UFO allow determination of
the starting address of the undefined instruction. This is
necessary since the TRAP may occur on either the second
or third byte of the Opcode. UFO allows the stacked PC
value to be correctly adjusted. If UFO = 0, the first Opcode
should be interpreted as the stacked PC-1. If UFO = 1, the
first Opcode address is stacked PC-2. UFO is Read-Only.
ITE2, 1, 0: Interrupt Enable 2, 1, 0 (bits 2-0).
ITE2 and
ITE1 enable and disable the external interrupt inputs /INT2
and /INT1, respectively. ITE0 enables and disables inter-
rupts from the on-chip ESCC, CTCs and Bidirectional Cen-
tronics controller as well as the external interrupt input
/INT0. A 1 in a bit enables the corresponding interrupt level
while a 0 disables it. A Reset sets ITE0 to 1 and clears
ITE1 and ITE2 to 0.
TRAP Interrupt.
The Z80180/Z8S180/Z8L180 generates
a non-maskable (not affected by the state of IEF1) TRAP
interrupt when an undefined Opcode fetch occurs. This
feature can be used to increase software reliability, imple-
ment an “extended” instruction set, or both. TRAP may oc-
cur during Opcode fetch cycles and also if an undefined
Table 13. Channel 1 Transfer Mode
Address
DIM1 DMI0 Transfer Mode
0
0
0
1
1
0
1
1
Increment/Decrement
MAR1 +1, IAR1 fixed
MAR1–1, IAR1 fixed
IAR1 fixed, MAR1 + 1
IAR1 fixed, MAR1 –1
Memory
I/O
Memory
I/O
I/O
Memory
I/O
Memory
Figure 75. Interrupt Vector Low Register (IL: I/O Address = 33H)
Bit
IL 7
IL 6
Interrupt Source Dependent Code
IL 5
7
6
5
4
3
2
1
0
––
––
R/W
R/W
––
––
––
R/W
Programmable
Bit
TRAP UFO
R/W R/W R/W
––
7
6
5
4
3
2
1
0
––
––
ITE2 ITE1 ITE0
R/W
R
相關(guān)PDF資料
PDF描述
Z8S18006FEC CAP 1UF 50V 10% X7R AXIAL TR-14
Z8S18006FSC CAP 0.47UF 50V 10% X7R AXIAL TR-14
Z8S18006PEC CAP 0.1UF 50V 2% NP0(C0G) AXIAL TR-14
Z8S18006PSC CAP 1000PF 100V 5% NP0(C0G) DIP-2 TUBE
Z90102 CAP 560PF 100V 10% X7R AXIAL BULK R-MIL-PRF-39014
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z8S18000ZCO 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 Z8S180 App Board RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
Z8S18000ZEM 功能描述:仿真器/模擬器 Z8S180 Emulator Kit RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評(píng)估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
Z8S18006FEC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR
Z8S18006FSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR
Z8S18006PEC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:ENHANCED Z180 MICROPROCESSOR