參數(shù)資料
型號(hào)： ZL30410QCC
廠商： ZARLINK SEMICONDUCTOR INC
元件分類： 數(shù)字傳輸電路
英文描述： CONN SOCKET R/A 4R0W 24POS SLD
中文描述： ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80
封裝： 14 X 14 MM, 1.40 MM HEIGHT, MS-026BEC, LQFP-80
文件頁數(shù)： 8/38頁
文件大?。?/td> 400K
代理商： ZL30410QCC
ZL30410
Data Sheet
8
Zarlink Semiconductor Inc.
2.0 Functional Description
The ZL30410 is designed to provide timing for SDH and SONET equipment conforming to ITU-T, ANSI, ETSI and
Telcordia recommendations. In addition, it generates clocks for SDH and PDH equipment operating at DS1, DS2,
DS3, E1, and E3 rates. The ZL30410 provides clocks for industry standard ST-BUS and GCI backplanes, and it
also supports H.110 timing requirements. The functional block diagram of the ZL30410 is shown in Figure 1
"Functional Block Diagram" and its operation is described in the following sections.
2.1 Acquisition PLLs
The ZL30410 has two Acquisition PLLs for monitoring availability and quality of the Primary (PRI) and Secondary
(SEC) reference clocks. Each Acquisition PLL operates independently and locks to the falling edges of one of the
three input reference frequencies: 8 kHz, 1.544 MHz, 2.048 MHz or to the rising edge of 19.44 MHz. The reference
frequency is automatically detected by the ZL30410 device.
The Primary and Secondary Acquisition PLLs are designed to provide indication of two levels of reference clock
quality. For clarity, only the Primary Acquisition PLL is referenced in the text, but the same applies to the Secondary
Acquisition PLL:
- Reference frequency drifts more than ±12 ppm. In response, the PRIOR (Primary Reference Out of
Range) pin changes state to high, in conformance with Stratum 3 requirements defined in
GR-1244-CORE
- Reference frequency drifts more than ±30000 ppm or that the reference has been lost completely. In
response, the Primary Acquisition PLL enters its own Holdover mode which forces the Core PLL into the
Auto Holdover state.
Outputs of both Acquisition PLLs are connected to a multiplexer (MUX), which allows selection of the desired
reference. This multiplexer channels binary words to the Core PLL digital phase detector (instead of analog signals)
which eliminates quantization errors and improves phase alignment accuracy. The bandwidth of the Acquisition
PLL is much wider than the bandwidth of the following Core PLL. This feature allows cascading Acquisition and
Core PLLs without altering the transfer function of the Core PLL.
2.2 Core PLL
The most critical element of the ZL30410 is its Core PLL, which generates a phase-locked clock, filters jitter and
suppresses input phase transients. All of these features are in agreement with international standards:
- G.813 Option 1 clocks for SDH equipment
- GR-1244 for Stratum 4E and 4 Clocks
When locked to a G.813 Option 1 and 2 or SONET Stratum 3 quality clock the ZL30410 generates clocks that also
meet SONET Stratum 3 or G.813 Option 1 and 2 requirements.
The Core PLL supports three mandatory modes of operation: Free-run, Normal (Locked) and Holdover. Each of
these modes places specific requirements on the building blocks of the Core PLL.
- In Free-run Mode, the Core PLL derives its output clock from the 20 MHz Master Clock Oscillator
connected to pin C20i. The stability of the generated clocks remains the same as the stability of the
Master Clock Oscillator.
- In Normal Mode, the Core PLL locks to one of the Acquisition PLLs. Both Acquisition PLLs provide
preprocessed phase data to the Core PLL including detection of reference clock quality.
- In Holdover mode, the Core PLL generates a clock based on data collected from past reference signals.
The Core PLL enters Holdover mode if the attached Acquisition PLL switches into the Holdover state or
under external control.
Some of the key elements of the Core PLL are shown in Figure 3 "Core PLL Functional Block Diagram".
相關(guān)PDF資料
PDF描述
ZL30414 SONET/SDH Clock Multiplier PLL
ZL30414QGC SONET/SDH Clock Multiplier PLL
ZL30414QGC1 SONET/SDH Clock Multiplier PLL
ZL30415 SONET/SDH Clock Multiplier PLL
ZL30415GGC SONET/SDH Clock Multiplier PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZL30410QCC1 制造商:Microsemi Corporation 功能描述:
ZL30410QCG1 制造商:Microsemi Corporation 功能描述:IC SONET/SDH NETWORK ELEMENT PLL 制造商:Microsemi Corporation 功能描述:LEAD FREE SONET/SDH NETWORK ELEMENT PLL - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC PLL SONET/SDH/PDH 80LQFP 制造商:Microsemi Corporation 功能描述:IC PLL SONET/SDH/PDH 80LQFP
ZL30414 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL
ZL30414QGC 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL
ZL30414QGC1 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Clock Multiplier PLL
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*