- 您現(xiàn)在的位置：買賣IC網 > PDF目錄30702 > 49LF002 (Silicon Storage Technology, Inc.) 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub PDF資料下載
參數資料
| 型號： | 49LF002 |
| 廠商： | Silicon Storage Technology, Inc. |
| 英文描述： | 2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub |
| 中文描述： | 2兆位/ 3兆/ 4兆位/ 8兆固件集線器 |
| 文件頁數： | 31/36頁 |
| 文件大?。?/td> | 412K |
| 代理商： | 49LF002 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁
4
Advance Information
2 Mbit / 3 Mbit / 4 Mbit / 8 Mbit Firmware Hub
SST49LF002A / SST49LF003A / SST49LF004A / SST49LF008A
2001 Silicon Storage Technology, Inc.
S71161-06-000
9/01
504
FIGURE 2: WRITE WAVEFORMS
TABLE
2: FWH WRITE CYCLE
Clock
Cycle
Field
Name
Field Contents
FWH[3:0]1
FWH[3:0]
Direction
Comments
1
START
1110
IN
FWH4 must be active (low) for the part to respond.
Only the last start field (before FWH4 transitioning
high) should be recognized. The START field contents
indicate a FWH memory read cycle.
2
IDSEL
0000 to 1111
IN
Indicates which SST49LF00xA device should
respond. If the IDSEL (ID select) field matches the
value ID[3:0], then that particular device will respond
to the whole bus cycle.
3-9
IMADDR
YYYY
IN
These seven clock cycles make up the 28-bit memory
address. YYYY is one nibble of the entire address.
Addresses are transferred most-significant nibble first.
10
IMSIZE
0000 (1 byte)
IN
This size field indicates how many bytes will be
transferred during multi-byte operations. The FWH
only supports single-byte writes. IMSIZE=0000b
11
DATA
YYYY
IN
This field is the least-significant nibble of the data byte.
This data is either the data to be programmed into the
flash memory or any valid flash command.
12
DATA
YYYY
IN
This field is the most-significant nibble of the data byte.
13
TAR0
1111
IN then Float
In this clock cycle, the master (Intel ICH) has driven the
then float bus to all ‘1’s and then floats the bus prior to
the next clock cycle. This is the first part of the bus
“turnaround cycle.”
14
TAR1
1111 (float)
Float then OUT
The SST49LF00xA takes control of the bus during this
cycle. During the next clock cycle it will be driving the
“sync” data.
15
RSYNC
0000
OUT
The SST49LF00xA outputs the values 0000, indicat-
ing that it has received data or a flash command.
16
TAR0
1111
OUT then Float
In this clock cycle, the SST49LF00xA has driven the
bus to all then float ‘1’s and then floats the bus prior to
the next clock cycle. This is the first part of the bus
“turnaround cycle.”
17
TAR1
1111 (float)
Float then IN
The master (Intel ICH) resumes control of the bus during
this cycle.
T2.4 504
1. Field contents are valid on the rising edge of the present clock cycle.
CLK
FWH4
FWH[3:0]
504 ILL F60.1
STR
DATA
TAR
RSYNC
IMS
IMADDR
IDS
相關PDF資料 |
PDF描述 |
|---|---|
| 4A000MH5 | 2-Input NAND Gate |
| 4A002MH5 | 2-Input NOR Gate |
| 4A004MH5 | 4A004MH5 |
| 4A032MH5 | 4A032MH5 |
| 4A08P-505-500 | Surge Line Protection Module |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 49LV1614-90TI | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 49M-011059-FX4X10 | 制造商:Aker Technology Company Ltd 功能描述:FX4X10 Series 11.0590MHZ 30PPM 20PF SMD Crystal |
| 49M-027000-FX4X12 | 制造商:Aker Technology Company Ltd 功能描述:FX4X12 Series 27MHZ 30PPM 20PF SMD Crystal |
| 49M-10 | 制造商:Honeywell Sensing and Control 功能描述: |
| 49M1K | 功能描述:工業(yè)移動感應器和位置傳感器 RESISTIVE & OPTICAL RoHS:否 制造商:Honeywell 輸出類型:Analog - Current 電壓額定值:12 VDC to 30 VDC 線性:+/- 0.0011 % 溫度范圍:- 40 C to + 85 C 總電阻: 容差: 類型:Rotary Sensor |
發(fā)布緊急采購，3分鐘左右您將得到回復。