![](http://datasheet.mmic.net.cn/230000/79RC32438-200BB_datasheet_15568909/79RC32438-200BB_12.png)
IDT Table of Contents
79RC32438 User Reference Manual
vi
November 4, 2002
Notes
Interrupts........................................................................................................................10-15
PCI Satellite Mode...................................................................................................................10-15
Reset and Initialization...................................................................................................10-15
Bus Arbitration................................................................................................................10-16
Interrupts........................................................................................................................10-17
PCI Serial EEPROM Interface .......................................................................................10-17
PCI Transactions.....................................................................................................................10-17
PCI Master...............................................................................................................................10-18
I/O Read.........................................................................................................................10-18
I/O Write.........................................................................................................................10-19
Memory Read.................................................................................................................10-19
Memory Write.................................................................................................................10-19
Configuration Read........................................................................................................10-19
Configuration Write.........................................................................................................10-20
Memory Read Line.........................................................................................................10-21
Error Handling...............................................................................................................10-21
PCI Configuration Address Register..............................................................................10-22
PCI Configuration Data Register....................................................................................10-23
PCI Local Base Address [0|1|2|3] Register....................................................................10-23
PCI Local Base Address [0|1|2|3] Control......................................................................10-24
PCI Local Base Address [0|1|2|3] Mapping Register.....................................................10-25
Decoupled PCI Master Transactions.......................................................................................10-25
PCI Decoupled Access Control Register........................................................................10-26
PCI Decoupled Access Status Register.........................................................................10-26
PCI Decoupled Access Status Register.........................................................................10-27
PCI Decoupled Access Data Register............................................................................10-29
PCI Master—PCI to Memory DMA (DMA Channel 8) .............................................................10-29
Memory Read.................................................................................................................10-31
Memory Read Multiple...................................................................................................10-31
Memory Read Line.........................................................................................................10-31
I/O Read.........................................................................................................................10-31
Error Handling...............................................................................................................10-31
PCI DMA Channel 8 Configuration Register..................................................................10-31
PCI Master — Memory to PCI DMA (DMA Channel 9) ...........................................................10-32
Memory Write.................................................................................................................10-34
Memory Write and Invalidate..........................................................................................10-34
I/O Write.........................................................................................................................10-34
Error Handling...............................................................................................................10-34
PCI DMA Channel 9 Configuration Register..................................................................10-35
PCI Target................................................................................................................................10-35
I/O Read.........................................................................................................................10-36
I/O Write.........................................................................................................................10-37
Memory Read.................................................................................................................10-37
Memory Write.................................................................................................................10-37
Configuration Read........................................................................................................10-37
Configuration Write.........................................................................................................10-37
Memory Read Multiple...................................................................................................10-37
Memory Read Line.........................................................................................................10-38
Memory Write and Invalidate..........................................................................................10-38
Error Handling...............................................................................................................10-38