IDT PCI Bus Interface
PCI Register Description
79RC32438 User Reference Manual
10 - 5
November 4, 2002
Notes
Read Value:
Previous value written
Write Effect:
Modify value
TNR
Description:
Target Not Ready.
When this bit is set, the PCI bus interface issues a retry to all target transac-
tions. When this bit is set, delayed reads are never performed.
0x0 - Normal operation
0x1 - Target not ready (retry all target transactions)
Initial Value:
See PCI mode boot configuration inTable 3.3 of Chapter 3.
Read Value:
Previous value written
Write Effect:
Modify value
SCE
Description:
Suspend CPU Execution
. When this bit is set, CPU execution is suspended.
Note: Software should never set this bit because it may cause the system to lock-up.
Initial Value:
See PCI mode boot configuration in Table 3.3 of Chapter 3.
(A warm reset does not modify this field except under the following conditions: the warm
reset occurs as a result of the assertion of the PCI reset signal and the RC32438 is operat-
ing in PCI satellite mode. When a warm reset occurs under the above conditions, this field
takes on its initial value.)
Read Value:
Previous value written
Write Effect:
Modify value
IEN
Description:
IPBus Error Enable
. When this bit is set, the PCI interface will signal IPBus slave acknowledge
errors during CPU master read transactions when an error occurs. When this bit is cleared,
IPBus slave acknowledge errors are masked.
Initial Value:
0x1
(A warm reset does not modify this field except under the following conditions: the warm
reset occurs as a result of the assertion of the PCI reset signal and the RC32438 is operat-
ing in PCI satellite mode. When a warm reset occurs under the above conditions, this field
takes on its initial value.)
Read Value:
Previous value written
Write Effect:
Modify value
AAA
Description:
Arbiter Arbitration Algorithm
. When the PCI bus interface is configured to operate in PCI host
with internal arbiter mode, this bit selects the arbitration algorithm used by the internal arbiter.
This bit has no effect in PCI satellite mode or in PCI host mode using an external arbiter.
0x0 - Round robin arbitration algorithm
0x1 - Fixed priority arbitration algorithm
Initial Value:
See PCI mode boot configuration in Table 3.3 of Chapter 3.
(A warm reset does not modify this field except under the following conditions: the warm
reset occurs as a result of the assertion of the PCI reset signal and the RC32438 is operat-
ing in PCI satellite mode. When a warm reset occurs under the above conditions, this field
takes on its initial value.)