- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378211 > 80960JS (Intel Corp.) High Performance 32-bit Embedded 3.3V Microprocessor(3.3V高性能32位嵌入式處理器) PDF資料下載
參數(shù)資料
| 型號： | 80960JS |
| 廠商： | Intel Corp. |
| 英文描述： | High Performance 32-bit Embedded 3.3V Microprocessor(3.3V高性能32位嵌入式處理器) |
| 中文描述： | 高性能32位嵌入式微處理器3.3（3.3高性能32位嵌入式處理器） |
| 文件頁數(shù)： | 8/86頁 |
| 文件大?。?/td> | 1257K |
| 代理商： | 80960JS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
80960JA/JF/JD/JS/JC/JT 3.3 V Microprocessor
8
Datasheet
2.0
80960Jx Overview
The 80960Jx processor offers high performance to cost-sensitive 32-bit embedded applications.
The 80960Jx is object code compatible with the 80960 core architecture and is capable of sustained
execution at the rate of one instruction per clock. This processor
’
s features include generous
instruction cache, data cache, and data RAM. It also boasts a fast interrupt mechanism and dual-
programmable timer units.
The 80960Jx processor
’
s clock multiplication operates the processor core at two or three times the
bus clock rate to improve execution performance without increasing the complexity of board
designs.
Memory subsystems for cost-sensitive embedded applications often impose substantial wait state
penalties. The 80960Jx integrates considerable storage resources on-chip to decouple CPU
execution from the external bus.
The 80960Jx rapidly allocates and deallocates local register sets during context switches. The
processor must flush a register set to the stack only when it saves more than seven sets to its local
register cache.
A 32-bit multiplexed burst bus provides a high-speed interface to system memory and I/O. A full
complement of control signals simplifies the connection of the 80960Jx to external components.
The user programs physical and logical memory attributes through memory-mapped control
registers (MMRs)
—
an extension not found on the i960
Kx, Sx or Cx processors. Physical and
logical configuration registers enable the processor to operate with all combinations of bus width
and data object alignment. The processor supports a homogeneous byte ordering model.
This processor integrates two important peripherals: a timer unit and an interrupt controller. These
and other hardware resources are programmed through memory-mapped control registers, an
extension to the familiar i960 processor architecture.
The timer unit (TU) offers two independent 32-bit timers for use as real-time system clocks and
general-purpose system timing. These operate in either single-shot or auto-reload mode and can
generate interrupts.
The interrupt controller unit (ICU) provides a flexible, low-latency means for requesting interrupts.
The ICU provides full programmability of up to 240 interrupt sources into 31 priority levels. The
ICU takes advantage of a cached priority table and optional routine caching to minimize interrupt
latency. Clock doubling on the 80960JD/JC processors reduces interrupt latency by 40% compared
to the 80960JA/JF, and clock tripling on the 80960JT reduces interrupt latency by 20% compared
to the 80960JD/JC. Local registers may be dedicated to high-priority interrupts to further reduce
latency. Acting independently from the core, the ICU compares the priorities of posted interrupts
with the current process priority, off-loading this task from the core. The ICU also supports the
integrated timer interrupts.
The 80960Jx features a Halt mode designed to support applications where low power consumption
is critical. The
halt
instruction shuts down instruction execution, resulting in a power savings of up
to 90 percent.
The 80960Jx
’
s testability features, including ONCE (On-Circuit Emulation) mode and Boundary
Scan (JTAG), provide a powerful environment for design debug and fault diagnosis.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 80960JC | High Performance 32-Bit Embedded 3.3V Microprocessor(3.3V高性能32位嵌入式處理器) |
| 80960KB | Embedded 32-Bit Microprocessor With Integrated Floating-Point Unit(帶有集成的浮點(diǎn)單元的嵌入式32位微處理器) |
| 80960MC | Embedded 32Bit Microprocessor With Integrated Floating_Point Unit And Memory Unit(帶有集成的浮點(diǎn)單元和存儲器管理單元的嵌入式32位微處理器) |
| 80960RM | 80960RM I/O Processor(80960RM I/O 處理器) |
| 80960RN | 80960RN I/O Processor(80960RN I/O 處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 80960JT | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:3.3 V EMBEDDED 32-BIT MICROPROCESSOR |
| 80960KA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR |
| 80960KB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT |
| 80960MC | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT |
| 80960SA | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。