- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378217 > 82845GV (INTEL CORP) Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) PDF資料下載
參數(shù)資料
| 型號(hào)： | 82845GV |
| 廠商： | INTEL CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PBGA760 |
| 封裝： | 37.50 X 37.50 MM, 1 MM PITCH, FLIP CHIP, BGA-760 |
| 文件頁數(shù)： | 55/193頁 |
| 文件大?。?/td> | 2990K |
| 代理商： | 82845GV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁
Intel
82845G/82845GL/82845GV GMCH Datasheet
55
Register Description
3.5.1.10
APBASE
—
Aperture Base Configuration Register (Device 0)
Address Offset:
Default Value:
Access:
Size:
10–13h
00000008h
RO, R/W
32 bits
The APBASE is a standard PCI Base Address register that is used to set the base of the Graphics
Aperture. The standard PCI Configuration mechanism defines the base address configuration
register such that only a fixed amount of space can be requested (dependent on which bits are
hardwired to 0 or behave as hardwired to 0). To allow for flexibility (of the aperture) an additional
register called APSIZE is used as a “back-end” register to control which bits of the APBASE will
behave as hardwired to 0. This register will be programmed by the GMCH specific BIOS code that
will run before any of the generic configuration software is run.
Note:
Bit 1 of the AGPM register is used to prevent accesses to the aperture range before this register is
initialized by the configuration software and the appropriate translation table structure has been
established in the main memory.
Bit
Description
31:28
Upper Programmable Base Address (UPBITS)—R/W.
These bits are part of the aperture base set
by configuration software to locate the base address of the graphics aperture. They correspond to
bits [31:28] of the base address in the processor’s address space that will cause a graphics aperture
translation to be inserted into the path of any memory read or write.
27:22
Middle Hardwired/Programmable Base Address (MIDBITS)—R/W.
These bits are part of the
aperture base set by configuration software to locate the base address of the graphics aperture.
They correspond to bits [27:4] of the base address in the processor’s address space that will cause a
graphics aperture translation to be inserted into the path of any memory read or write. These bits can
behave as though they were hardwired to 0 if programmed to do so by the APSIZE bits of the
APSIZE register. This will cause configuration software to understand that the granularity of the
graphics aperture base address is either finer or more coarse, depending upon the bits set by
GMCH-specific configuration software in APSIZE.
21:4
Lower Bits (LOWBITS)—RO.
Hardwired to zeros. This forces the minimum aperture size selectable
by this register to be 4 MB, without regard to the aperture size definition enforced by the APSIZE
register.
3
Prefetchable (PF)—RO.
Hardwired to 1. This identifies the Graphics Aperture range as prefetchable
(per the
PCI Local Bus Specification, Revision 2.1
for base address registers). This implies that there
are no side effects on reads, the device returns all bytes on reads (regardless of the byte enables)
and the GMCH may merge processor writes into this range without causing errors.
2:1
Addressing Type (TYPE)—RO.
Hardwired to 00. This indicates that the address range defined by
the upper bits of this register can be located anywhere in the 32-bit address space as per the
PCI
Local Bus Specification, Revision 2.1
for base address registers.
0
Memory Space Indicator (MSPACE)—RO.
Hardwired to 0. This identifies the aperture range as a
memory range as per the
PCI Local Bus Specification, Revision 2.1
for base address registers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82845Gx | Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 82845MP | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845Mx | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MZ | Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82845GX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH) |
| 82845MP | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845MZ | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel 845 Family Chipset-Mobile 82845MP/82845MZ Chipset Memory Controller Hub Mobile (MCH-M) |
| 82845PE | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:82845GE Graphics and Memory Controller Hub (GMCH) and 82845PE Memory Controller Hub (MCH) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。