- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24793 > 935230920112 (NXP SEMICONDUCTORS) 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | 935230920112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDSO28 |
| 封裝： | 7.50 MM, PLASTIC, SO-28 |
| 文件頁數(shù)： | 13/68頁 |
| 文件大?。?/td> | 234K |
| 代理商： | 935230920112 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
2000 Jan 04
20
Philips Semiconductors
Product specication
Stand-alone CAN controller
SJA1000
6.3.9.1
Acceptance Code Register (ACR)
Table 8
ACR bit allocation; can address 4
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
AC.7
AC.6
AC.5
AC.4
AC.3
AC.2
AC.1
AC.0
This register can be accessed (read/write), if the reset
request bit is set HIGH (present). When a message is
received which passes the acceptance test and there is
receive buffer space left, then the respective descriptor
and data field are sequentially stored in the RXFIFO.
When the complete message has been correctly received
the following occurs:
The receive status bit is set HIGH (full)
If the receive interrupt enable bit is set HIGH (enabled),
the receive interrupt is set HIGH (set).
The acceptance code bits (AC.7 to AC.0) and the eight
most significant bits of the message’s identifier
(ID.10 to ID.3) must be equal to those bit positions which
are marked relevant by the acceptance mask bits
(AM.7 to AM.0). If the conditions as described in the
following equation are fulfilled, acceptance is given:
(ID.10 to ID.3)
≡ (AC.7 to AC.0)] ∨ (AM.7 to AM.0)
≡ 11111111
6.3.9.2
Acceptance Mask Register (AMR)
Table 9
AMR bit allocation; CAN address 5
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
AM.7
AM.6
AM.5
AM.4
AM.3
AM.2
AM.1
AM.0
This register can be accessed (read/write), if the reset
request bit is set HIGH (present). The acceptance mask
register qualifies which of the corresponding bits of the
acceptance code are ‘relevant’ (AM.X = 0) or ‘don’t care’
(AM.X = 1) for acceptance filtering.
6.3.9.3
Other registers
The other registers are described in Section 6.5.
6.4
PeliCAN mode
6.4.1
PELICAN ADDRESS LAYOUT
The CAN controller’s internal registers appear to the CPU
as on-chip memory mapped peripheral registers. Because
the CAN controller can operate in different modes
(operating/reset; see also Section 6.4.3), one has to
distinguish between different internal address definitions.
Starting from CAN address 32 the complete internal RAM
(80-byte) is mapped to the CPU interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935246150005 | 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, UUC |
| 935230900112 | 2 CHANNEL(S), 1M bps, LOCAL AREA NETWORK CONTROLLER, PDIP28 |
| 06NU06NU | INNENGEWINDE BSP DREHB G 0.38 |
| 08NU06NU | INNENGEWINDE BSP DREHB G G 0.38X0.5ZOLL |
| 08NU08NU | INNENGEWINDE BSP DREHB G 0.5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9352370001 | 功能描述:HEAT SHRINK SLEEVE RoHS:是 類別:線纜，導(dǎo)線 - 管理 >> 標(biāo)簽，標(biāo)記 系列:HT-SCE 標(biāo)準包裝:250 系列:CM-SCE 標(biāo)簽類型:標(biāo)準 標(biāo)簽尺寸:2.00" x 0.25"（50.8mm x 6.4mm） 顏色:白 材質(zhì):聚烯烴 適用于相關(guān)產(chǎn)品:點陣打印機 包裝:* 工作溫度:-55°C ~ 135°C 其它名稱:A105291CM-SCE-TP-1/4-4H-9 |
| 935241-0001 | 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: |
| 935241-1 | 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述: |
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。