2000 Jan 04
28
Philips Semiconductors
Product specication
Stand-alone CAN controller
SJA1000
6.4.4
COMMAND REGISTER (CMR)
A command bit initiates an action within the transfer layer of the CAN controller. This register is write only, all bits will
return a logic 0 when being read. Between two commands at least one internal clock cycle is needed in order to proceed.
The internal clock is half of the external oscillator frequency.
Table 13 Bit interpretation of the command register (CMR); CAN address 1
Notes
1. Upon self reception request a message is transmitted and simultaneously received if the acceptance filter is set to
the corresponding identifier. A receive and a transmit interrupt will indicate correct self reception (see also self test
mode in mode register).
2. Setting the command bits CMR.0 and CMR.1 simultaneously results in sending the transmit message once.
No re-transmission will be performed in the event of an error or arbitration lost (single-shot transmission).
Setting the command bits CMR.4 and CMR.1 simultaneously results in sending the transmit message once using the
self reception feature. No re-transmission will be performed in the event of an error or arbitration lost.
Setting the command bits CMR.0, CMR.1 and CMR.4 simultaneously results in sending the transmit message once
as described for CMR.0 and CMR.1.
The moment the transmit status bit is set within the status register, the internal transmission request bit is cleared
automatically.
Setting CMR.0 and CMR.4 simultaneously will ignore the set CMR.4 bit.
3. This command bit is used to clear the data overrun condition indicated by the data overrun status bit. As long as the
data overrun status bit is set no further data overrun interrupt is generated.
4. After reading the contents of the receive buffer, the CPU can release this memory space in the RXFIFO by setting
the release receive buffer bit to logic 1. This may result in another message becoming immediately available within
the receive buffer. If there is no other message available, the receive interrupt bit is reset.
BIT
SYMBOL
NAME
VALUE
FUNCTION
CMR.7
reserved
CMR.6
reserved
CMR.5
reserved
CMR.4
SRR
Self Reception Request;
notes 1 and 2
1
present; a message shall be transmitted and
received simultaneously
0
(absent)
CMR.3
CDO
Clear Data Overrun;
note 3
1
clear; the data overrun status bit is cleared
0
(no action)
CMR.2
RRB
Release Receive Buffer;
note 4
1
released; the receive buffer, representing the
message memory space in the RXFIFO is
released
0
(no action)
CMR.1
AT
Abort Transmission;
notes 5 and 2
1
present; if not already in progress, a pending
transmission request is cancelled
0
(absent)
CMR.0
TR
Transmission Request;
notes 6 and 2
1
present; a message shall be transmitted
0
(absent)