- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360656 > 9S12H256BDGV1 9S12H256B Device Guide PDF資料下載
參數(shù)資料
| 型號(hào)： | 9S12H256BDGV1 |
| 英文描述： | 9S12H256B Device Guide |
| 中文描述： | 9S12H256B設(shè)備指南 |
| 文件頁數(shù)： | 71/130頁 |
| 文件大小： | 2171K |
| 代理商： | 9S12H256BDGV1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當(dāng)前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
71
Section 4 Modes of Operation
4.1 Overview
Eight possible modes determine the operating configuration of the MC9S12H256. Each mode has an
associated default memory map and external bus configuration.
Three low power modes exist for the device.
4.2 Modes of Operation
TheoperatingmodeoutofresetisdeterminedbythestatesoftheMODC,MODB,andMODApinsduring
reset(
Table 4-1
).TheMODC,MODB,andMODAbitsintheMODEregistershowthecurrentoperating
modeandprovidelimitedmodeswitchingduringoperation.ThestatesoftheMODC,MODB,andMODA
pins are latched into these bits on the rising edge of the reset signal.
There are two basic types of operating modes:
1.
Normal modes: Some registers and bits are protected against accidental changes.
2.
Specialmodes:Allowgreateraccesstoprotectedcontrolregistersandbitsforspecialpurposessuch
as testing.
A system development and debug feature, background debug mode (BDM), is available in all modes. In
special single-chip mode, BDM is active immediately after reset.
Some aspects of Port E are not mode dependent. Bit 1 of Port E is a general purpose input or the IRQ
interrupt input. IRQ can be enabled by bits in the CPU’s condition codes register but it is inhibited at reset
so this pin is initially configured as a simple input with a pull-up. Bit 0 of Port E is a general purpose input
or the XIRQ interrupt input. XIRQ can be enabled by bits in the CPU’s condition codes register but it is
inhibited at reset so this pin is initially configured as a simple input with a pull-up. The ESTR bit in the
EBICTL register is set to one by reset in any user mode. This assures that the reset vector can be fetched
Table 4-1 Mode Selection
MODC
MODB
MODA
Mode Description
0
0
0
Special Single Chip, BDM allowed and ACTIVE. BDM is allowed in all
other modes but a serial command is required to make BDM active.
Emulation Expanded Narrow, BDM allowed
Special Test (Expanded Wide) (
Motorola Use Only
), BDM allowed
Emulation Expanded Wide, BDM allowed
Normal Single Chip, BDM allowed
Normal Expanded Narrow, BDM allowed
Peripheral (
Motorola Use Only
); BDM allowed but bus operations
would cause bus conflicts (must not be used)
Normal Expanded Wide, BDM allowed
0
0
0
1
1
0
1
1
0
0
1
0
1
0
1
1
1
0
1
1
1
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9S12KT256DGV1 | MC9S12KT256 Device User Guide |
| 9S12T64AF16V1 | 9S12T64 Device Guide |
| 9S12XDP512DGV1 | Device User Guide for Mask Set 0L40V ( First Silicon) |
| 9S12XDP512DGV2 | Device User Guide for Mask Set L15Y - (Second Silicon - Enhanced Feature Set) |
| 9V3 | ELEMENT 10 MICRON E MEDIA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9S12HN64 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller |
| 9S12HZ128 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller |
| 9S12HZ256 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller |
| 9S12HZ64 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller |
| 9S12KT256DGV1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MC9S12KT256 Device User Guide |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。