- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298744 > A42MX16-3PL100A (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX16-3PL100A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁(yè)數(shù)： | 15/120頁(yè) |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-3PL100A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
111
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.13.7.12
Timer3 Modes
Mode 1: Timer/Counter Mode
In Timer/Counter mode Timer3/Counter3 can be supplied with internal/external clocks. The port
pin PB1 can be used as general digital I/O. An example of this mode is shown in Figure 3-50.
Figure 3-50. Timer/Counter Mode, Timing Diagram
Mode 2: Toggle Mode
The modulator consists of a toggle flip-flop (T3), a control logic with the Timer3 Mode Register B
(T3MRB) and an interface to the output pin (T3O). The modulator have different modes, which
can be selected with the T3M[2..0] bits in the T3MRB register.
Figure 3-51. Timer3 Modulator Stage
In Toggle Mode the Timer3/Counter3 can be supplied with internal/external clocks. With every
clock CLK
T3 the output of the flip-flop T3 (M30) toggles. The signal M30 will be directed to the
output T3O.
Mode 3: Burst modulation Mode with Timer2 (M2)
In Burst modulation mode Timer3/Counter3 can be supplied with internal/external clocks. In this
mode you can burst (gate) the toggled clock of CLK
T3 (M30) with the modulator output of Timer2
(M2), see Figure 3-51 (M31 = M30 and M2). The signal M31 will be directed to the output T3O.
Mode 4/5: Capture Mode
The Timer3/Counter3 can be supplied with internal/external clocks. The trigger source for the
input capture signal can be selected by the T3ICS[1..0] bits in theT3MRA register and addition-
ally the active edge for this input signal can be selected with the T3CE[1..0] in the T3MRA
register. In Mode 4 the port pin PB1 can be used as general digital I/O. In Mode 5 the output sig-
nal of toggle flip-flop (M30) will be directed to T3O.
Mode 6: Sensor Measurement Mode together with Timer2
See Figure 3-46 on page 100 (Mode 13 description of Timer2).
In Sensor measurement mode it is recommended to enable Capture Noise Canceler of Timer3
to get correct measure results.
T3E
T3CNT
CLK
T3
T3COMA/B
T3CORA/B
CL3
2
12
01
2
0
12
0
10
0
12
0
CLKT3
T3O
Co
n
tr
o
l/Interf
a
ce
T3TOP
M30
M2
M31
T3
T3MRB
T3M[2..0]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-3PQ100A | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100 | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100A | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100B | 40MX and 42MX FPGA Families |
| A42MX24-2PQ100B | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-3PL100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL84 | 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。