- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298744 > A42MX16-3PL100A (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX16-3PL100A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 5/120頁 |
| 文件大?。?/td> | 854K |
| 代理商： | A42MX16-3PL100A |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
102
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
The two Compare Registers (T3CORA, T3CORB) and the Capture Register (T3ICR) are all
16-bit registers. Special procedures must be followed when accessing the 16-bit registers.
These procedures are described in Section 3.13.2 “Accessing 16-bit Registers” on page 70. The
Timer3 control, mode, mask and flag registers (T3CRA, T3CRB, T3MRA, T3MRB, T3IMR,
T3IFR) are all 8-bit registers and have no CPU access restrictions.
The comparator outputs are controlled by a control register (T3CRB) and contain mask bits for
the actions (counter reset, output toggle, single action) which can be triggered by a compare
match event or a capture event. The Output Compare Registers (T3CORA, T3CORB) are com-
pared with the Timer3/Counter3 value at every time. The counter can also be enabled to
execute single actions with one or both compare registers. If this mode is set the corresponding
compare match event is generated once a time after the counter starts.
The timer uses its compare registers alternately, if the T3AC bit is set at the T3CRA register.
After the timer has been activated, the first comparison is execute by the compare register A, the
second is execute by the compare register B, the third is execute by the compare register A and
so on as shown in Figure 3-48. This makes it easy to generate signals with constant periods and
variable duty cycle or to generate signals with variable pulse and space widths. If the T3AC bit is
cleared at the T3CRA register, the timer uses its compare registers not alternately for compare
matches.
Figure 3-48. Timer3 Alternate Compare Register Matches
This architecture enables the timer for various modes. The Timer3 operation modes and also the
modulator Output pin (T3O) is controlled by the T3MRB register.
Interrupt requests (shorten as Int. Req.) signals are all visible in the Timer Interrupt Flag Register
(T3IFR). All interrupts are individually masked with the Timer Interrupt Mask register (T3IMR).
The counter3 input clock (CL3) can be supplied via the I/O Clock (CLK
I/O), the external input
clock (T2I), the external input clock (T3I), the Timer0 output clock (CLK
T0), the Timer1 output
clock (CLK
T1), the Timer2 output clock (CLKT2), the integrated SRC output signal (SCH), or the
Timer clock (CLT).
T3CORA
inactive
T3CORB
active
Start (T3E)
or
Restart
T3CORA
active
Compare match
T3CORB
inactive
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-3PQ100A | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100 | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100A | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100B | 40MX and 42MX FPGA Families |
| A42MX24-2PQ100B | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-3PL100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL84 | 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。