參數(shù)資料
型號: A42MX16-3PL100A
廠商: Electronic Theatre Controls, Inc.
英文描述: 40MX and 42MX FPGA Families
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 59/120頁
文件大?。?/td> 854K
代理商: A42MX16-3PL100A
43
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
Figure 3-16. MCU Start-up, RESET tied to V
CC with Internal Pullup at RESET Pin
Figure 3-17. MCU Start-up, RESET Extended Externally at RESET Pin
3.9.2.2
External Reset
An External Reset is generated by a low level on RESET pin. RESET - pulses longer than the
minimum pulse width (see Table 3-13 on page 42) will generate a reset, even if the clock is not
running. Shorter pulses are not guaranteed to generate a reset. When the applied signal
reaches the Reset Threshold Voltage - V
RST - on its positive edge, the delay counter starts the
MCU after the Time-out period - t
TOUT - has expired.
Figure 3-18. External Reset During Operation at RESET Pin
VPOT
VCC
RESET
INTERNAL
RESET
TIME-OUT
VRST
tTOUT
VPOT
VCC
RESET
INTERNAL
RESET
TIME-OUT
VRST
tTOUT
tRST
VCC
RESET
INTERNAL
RESET
TIME-OUT
VRST
tTOUT
tRST
相關(guān)PDF資料
PDF描述
A42MX16-3PQ100A 40MX and 42MX FPGA Families
A42MX16-3VQ100 40MX and 42MX FPGA Families
A42MX16-3VQ100A 40MX and 42MX FPGA Families
A42MX16-3VQ100B 40MX and 42MX FPGA Families
A42MX24-2PQ100B 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-3PL100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-3PL100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-3PL100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-3PL100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-3PL84 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)