- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298744 > A42MX16-3PL100A (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號： | A42MX16-3PL100A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 97/120頁 |
| 文件大小： | 854K |
| 代理商： | A42MX16-3PL100A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當(dāng)前第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
78
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
Bit 4 - T0PR: Timer0 Prescaler Reset Bit
Writing T0PR to one restarts the Timer0 Watchdog Prescaler. If T0PR is written to one, hard-
ware will clear this bit after four clock cycles. Only if the watchdog function is disabled the Timer0
Watchdog Prescaler can be restarted. Additionally, the T0PR bit should only be set to one if the
motion sensor functionality is disabled via bit SMEN located in the SCR register. Otherwise, a
malfunction could occur in the motion sensor circuitry caused by an asynchronous reset of
Timer0.
Bit 3 - T0IE: Timer0 Interrupt Enable Bit
Writing T0IE to one enables a interval timer interrupt if the I bit in SREG is set. Writing T0IE to
zero disables the interrupt. The corresponding Interrupt Vector is executed when the T0F Flag,
located in T10IFR, is set.
Bits 2..0 - T0PAS2..0: Timer0 Prescaler A Select Bits 2 - 0
The T0PAS2, T0PSA1, and T0PAS0 bits determine the Timer0 prescaling clock output (CLK
T0).
The different prescaling values and their corresponding time-out periods are shown in Table
3.13.3.3
Timer1/0 Interrupt Flag Register – T10IFR
Bits 7..2 - Res: Reserved Bits
These bits are reserved bits at the ATA6289 and will always read as zero.
Bit 1 - T1F: Timer1 Flag Bit
When the interval timer in Timer1 generates an output clock pulse (CLK
T1) the T1F bit is set
(one). If the I-bit in SREG and the T1IE bit is set (one) at T1CR the MCU will jump to the corre-
sponding Interrupt Vector. The flag is cleared when the interrupt routine is executed.
Alternatively, the flag can be cleared by writing a logical one to it.
Table 3-33.
Timer0 Prescaler A Select Bit Description
T0PAS2 T0PAS1 T0PAS0
Number of Oscillator Cycles
(SCL)
Typical Time-out at VCC = 3V/25°C
and T
SCL ≈
1 / 90kHz for CLK
T0
0
8cycles
89s
0
1
32cycles
350s
0
1
0
128cycles
1.4ms
0
1
1K cycles
11.4ms
1
0
4K cycles
45.5ms
1
0
1
32K cycles
365ms
1
0
256K cycles
2.9s
1
1024K cycles
11.65s
Bit
7
654
321
0
-
T1F
T0F
T10IFR
Read/Write
RR
RRR
R
R/W
Initial Value
0
000
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX16-3PQ100A | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100 | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100A | 40MX and 42MX FPGA Families |
| A42MX16-3VQ100B | 40MX and 42MX FPGA Families |
| A42MX24-2PQ100B | 40MX and 42MX FPGA Families |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-3PL100B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-3PL84 | 功能描述:IC FPGA MX SGL CHIP 24K 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。