- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294789 > A42MX36-CQ256A FPGA, 54000 GATES, CQFP256 PDF資料下載
參數(shù)資料
| 型號： | A42MX36-CQ256A |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 54000 GATES, CQFP256 |
| 封裝： | CERAMIC, QFP-256 |
| 文件頁數(shù)： | 3/76頁 |
| 文件大?。?/td> | 429K |
| 代理商： | A42MX36-CQ256A |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
MX Automotive Family FPGAs
v2.0
1-5
Antifuse Structures
An antifuse is a “normally open” structure as opposed to
the normally connected fuse structure used in PROMs or
PALs. The use of antifuses to implement a programmable
logic device results in highly testable structures as well as
efficient programming algorithms. The structure is
highly-testable
because
there
are
no
pre-existing
connections; therefore, temporary connections can be
made
using
pass
transistors.
These
temporary
connections can isolate individual antifuses to be
programmed and individual circuit structures to be
tested,
which
can
be
done
before
and
after
programming. For example, all metal tracks can be
tested for continuity and shorts between adjacent tracks,
and the functionality of all logic modules can be verified.
Clock Networks
The 40MX devices have one global clock distribution
network
(CLK).
Two
low-skew,
high-fanout
clock
distribution networks are provided in each 42MX device.
These networks are referred to as CLK0 and CLK1. Each
network has a clock module (CLKMOD) that selects the
source of the clock signal and may be driven as follows:
Externally from the CLKA pad
Externally from the CLKB pad
Internally from the CLKINTA input
Internally from the CLKINTB input
The clock modules are located in the top row of I/O
modules. Clock drivers and a dedicated horizontal clock
track are located in each horizontal routing channel.
The user controls the clock module by selecting one of
two clock macros from the macro library. The macro
CLKBUF is used to connect one of the two external clock
pins to a clock network, and the macro CLKINT is used to
connect an internally-generated clock signal to a clock
network. Since both clock networks are identical, it does
not matter whether CLK0 or CLK1 is being used. The
clock input pads can also be used as normal I/Os,
bypassing the clock networks (Figure 1-8).
The A42MX36 device has four additional register control
resources, called quadrant clock networks (Figure 1-9 on
page 1-6). Each quadrant clock provides a local, high-
fanout resource to the contiguous logic modules within
its quadrant of the device. Quadrant clock signals can
originate from specific I/O pins or from the internal array
and can be used as a secondary register clock, register
clear, or output enable.
Test Circuitry
All MX automotive-grade
devices contain
probing
circuitry which test and debug a design once it is
programmed into a device. The test circuitry allows the
designer to probe any internal node during device
operation to aid in debugging a design.
IEEE Standard 1149.1 Boundary
Scan Testing (BST)
A42MX24 and A42MX36 devices contain IEEE Standard
1149.1 boundary scan test circuitry. IEEE Standard 1149.1
defines a four-pin Test Access Port (TAP) interface for
testing integrated circuits in a system. The A42MX24 and
A42MX36 devices provide the following BST pins: Test
Data In (TDI), Test Data Out (TDO), Test Clock (TCK), and
Test Mode Select (TMS). Devices are configured in a test
“chain” where BST data can be transmitted serially
between devices via TDO-to-TDI interconnections. The
TMS and TCK signals are shared among all devices in the
test chain so that all components operate in the same
state.
The 42MX family implements a subset of the IEEE
Standard 1149.1 BST instruction in addition to a private
instruction.
Refer
to
the
IEEE
Standard
1149.1
specification for detailed information regarding BST.
Boundary Scan Circuitry
The A42MX24 and A42MX36 boundary-scan circuitry
consists of a Test Access Port (TAP) controller, test
instruction register, a bypass register, and a boundary
scan register. Figure 1-10 on page 1-6 shows a block
diagram of the 42MX boundary scan circuitry.
Figure 1-8 42MX Clock Networks
CLKB
CLKA
From
Pads
Clock
Drivers
CLKMOD
CLKINB
CLKINA
S0
S1
Internal
Signal
CLKO(17)
CLKO(16)
CLKO(15)
CLKO(2)
CLKO(1)
Clock Tracks
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX36-1RQ208I | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQ208 | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQG208I | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQG208 | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-2RQ208I | FPGA, 2438 CLBS, 36000 GATES, 99 MHz, PQFP208 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX36-CQ256B | 功能描述:IC FPGA MX SGL CHIP 54K 256-CQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP，帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP（75x75） |
| A42MX36-CQ256M | 制造商:Microsemi Corporation 功能描述:FPGA 54K GATES 1184 CELLS 79MHZ/131MHZ 0.45UM 3.3V/5V 256CQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 202 I/O 256CQFP |
| A42MX36-FBG272 | 功能描述:IC FPGA MX SGL CHIP 54K 272-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX36-FBGG272 | 功能描述:IC FPGA MX SGL CHIP 54K 272-PBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| A42MX36-FPQ208 | 功能描述:IC FPGA MX SGL CHIP 54K 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。