- 您現(xiàn)在的位置：買賣IC網 > PDF目錄294789 > A54SX32A-CQG208C FPGA, 2880 CLBS, 32000 GATES, 206 MHz, CQFP208 PDF資料下載
參數(shù)資料
| 型號： | A54SX32A-CQG208C |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 2880 CLBS, 32000 GATES, 206 MHz, CQFP208 |
| 封裝： | CERAMIC, QFP-208 |
| 文件頁數(shù)： | 37/40頁 |
| 文件大?。?/td> | 738K |
| 代理商： | A54SX32A-CQG208C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁
6
Logi c Modul e Des i gn
The
SX-A
family
architecture
is
described
as
a
“sea-of-modules” architecture because the entire floor of
the device is covered with a grid of logic modules with
virtually no chip area lost to interconnect elements or
routing. Actel’s SX-A family provides two types of logic
modules, the register cell (R-cell) and the combinatorial
cell (C-cell).
The R-cell contains a flip-flop featuring asynchronous clear,
asynchronous preset, and clock enable (using the S0 and S1
lines) control signals (Figure 2). The R-cell registers feature
programmable clock polarity selectable on a register by
register basis. This provides additional flexibility while
allowing mapping of synthesized functions into the SX-A
FPGA. The clock source for the R-cell can be chosen from
either the hardwired clock or the routed clock.
The C-cell implements a range of combinatorial functions
up to 5 inputs (Figure 3 on page 7). Inclusion of the DB
input and its associated inverter function dramatically
increases the number of combinatorial functions that can be
implemented in a single module from 800 options in
previous architectures to more than 4,000 in the SX-A
architecture. An example of the improved flexibility enabled
by the inversion capability is the ability to integrate a
3-input exclusive-OR function into a single C-cell. This
facilitates construction of 9-bit parity-tree functions with
2 ns propagation delays. At the same time, the C-cell
structure is extremely synthesis friendly, simplifying the
overall design and reducing synthesis time.
Chi p Ar chi te c tu re
The SX-A family’s chip architecture provides a unique
approach to module organization and chip routing that
delivers the best register/logic mix for a wide variety of new
and emerging applications.
Mo dul e Or gan i z at i o n
Actel has arranged all C-cell and R-cell logic modules into
horizontal banks called Clusters. There are two types of
Clusters: Type 1 contains two C-cells and one R-cell, while
Type 2 contains one C-cell and two R-cells.
To increase design efficiency and device performance, Actel
has further organized these modules into SuperClusters
(Figure 4 on page 7). SuperCluster 1 is a two-wide grouping
of Type 1 clusters. SuperCluster 2 is a two-wide group
containing one Type 1 cluster and one Type 2 cluster. SX-A
devices feature more SuperCluster 1 modules than
SuperCluster 2 modules because designers typically require
significantly more combinatorial logic than flip-flops.
R out i n g R e s o urc e s
Clusters and SuperClusters can be connected through the
use of two innovative local routing resources called
FastConnect and DirectConnect, which enable extremely
fast and predictable interconnection of modules within
Clusters and SuperClusters (Figure 5 and Figure 6 on
page 8). This routing architecture also dramatically reduces
the number of antifuses required to complete a circuit,
ensuring the highest possible performance.
DirectConnect is a horizontal routing resource that provides
connections from a C-cell to its neighboring R-cell in a given
SuperCluster. DirectConnect uses a hardwired signal path
requiring no programmable interconnection to achieve its
fast signal propagation time of less than 0.1 ns.
Figure 2 R-Cell
Direct
Connect
Input
CLKA,
CLKB,
Internal Logic
HCLK
CKS
CKP
CLRB
PSETB
Y
DQ
Routed
Data Input
S0
S1
相關PDF資料 |
PDF描述 |
|---|---|
| A54SX32A-CQG256C | FPGA, 2880 CLBS, 32000 GATES, 206 MHz, CQFP256 |
| A54SX72A-FG256AX79 | FPGA, 4024 CLBS, 72000 GATES, PBGA256 |
| A63AA-FREQ-OUT23 | CRYSTAL OSCILLATOR, CLOCK, 13 MHz - 100 MHz, CMOS/TTL OUTPUT |
| A63RA-FREQ | CRYSTAL OSCILLATOR, CLOCK, 13 MHz - 125 MHz, ACMOS OUTPUT |
| A62RA-FREQ | CRYSTAL OSCILLATOR, CLOCK, 13 MHz - 125 MHz, ACMOS OUTPUT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| A54SX32A-FBG329 | 功能描述:IC FPGA SX 48K GATES 329-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:SX-A 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA（27X27） |
| A54SX32A-FBGG329 | 功能描述:IC FPGA SX 48K GATES 329-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:SX-A 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA（27X27） |
| A54SX32A-FFG144 | 功能描述:IC FPGA SX 48K GATES 144-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:SX-A 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA（17x17） |
| A54SX32A-FFG256 | 功能描述:IC FPGA SX 48K GATES 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:SX-A 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA（17x17） |
| A54SX32A-FFG484 | 功能描述:IC FPGA SX 48K GATES 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:SX-A 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購，3分鐘左右您將得到回復。