參數(shù)資料
型號: AD5305ARMZ
廠商: Analog Devices Inc
文件頁數(shù): 10/24頁
文件大小: 0K
描述: IC DAC 8BIT 2WIRE I2C 10-MSOP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 50
設(shè)置時間: 6µs
位數(shù): 8
數(shù)據(jù)接口: I²C,串行
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 單電源
功率耗散(最大): 5mW
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 管件
輸出數(shù)目和類型: 4 電壓,單極;4 電壓,雙極
采樣率(每秒): 167k
產(chǎn)品目錄頁面: 782 (CN2011-ZH PDF)
AD5305/AD5315/AD5325
Rev. G | Page 18 of 24
SCL
SDA
SCL
SDA
NOTE: DATA BYTES ARE THE SAME AS THOSE IN THE WRITE SEQUENCE EXCEPT THAT DON’T CARES ARE READ BACK AS 0s.
SCL
SDA
ADDRESS BYTE
POINTER BYTE
ACK
BY
AD53x5
START
COND
BY
MASTER
ACK
BY
AD53x5
MSB
LSB
0
1
0
A0
R/W
X
DATA BYTE
ACK
BY
AD53x5
ADDRESS BYTE
MSB
LSB
ACK
BY
MASTER
0
1
0
A0
R/W
MSB
LSB
NO
ACK
BY
MASTER
REPEATED
START
COND
BY
MASTER
STOP
COND
BY
MASTER
LEAST SIGNIFICANT DATA BYTE
00
93
0-
0
3
4
Figure 34. Readback Sequence
DOUBLE-BUFFERED INTERFACE
The AD5305/AD5315/AD5325 DACs have double-buffered
interfaces consisting of two banks of registers—input registers
and DAC registers. The input register is directly connected to the
input shift register and the digital code is transferred to the relevant
input register on completion of a valid write sequence. The DAC
register contains the digital code used by the resistor string.
Access to the DAC register is controlled by the LDAC bit. When
the LDAC bit is set high, the DAC register is latched and,
therefore, the input register can change state without affecting
the contents of the DAC register. However, when the LDAC bit
is set low, the DAC register becomes transparent and the
contents of the input register are transferred to it.
This is useful if the user requires simultaneous updating of all
DAC outputs. The user can write to three of the input registers
individually and then, by setting the LDAC bit low when
writing to the remaining DAC input register, all outputs update
simultaneously.
These parts contain an extra feature whereby the DAC register
is not updated unless its input register has been updated since
the last time that LDAC was brought low. Normally, when
LDAC is brought low, the DAC registers are filled with the
contents of the input registers. In the case of the AD5305/AD5315/
AD5325, the part updates the DAC register only if the input
register has been changed since the last time the DAC register
was updated, thereby removing unnecessary digital crosstalk.
POWER-DOWN MODES
The AD5305/AD5315/AD5325 have very low power consumption,
dissipating typically 1.5 mW with a 3 V supply and 3 mW with
a 5 V supply. Power consumption can be further reduced when
the DACs are not in use by putting them into one of three
power-down modes, which are selected by Bit 15 and Bit 14
(PD1 and PD0) of the data byte. Table 8 shows how the state of
the bits corresponds to the mode of operation of the DAC.
Table 8. PD1/PD0 Operating Modes
PD1
PD0
Operating Mode
0
Normal Operation
0
1
Power-Down (1 kΩ load to GND)
1
0
Power-Down (100 kΩ load to GND)
1
Power-Down (three-state output)
相關(guān)PDF資料
PDF描述
AD5428YRUZ IC DAC 8BIT DUAL MULT 20TSSOP
VI-J5X-MZ-F2 CONVERTER MOD DC/DC 5.2V 25W
MS3102R28-13P CONN RCPT 26POS BOX MNT W/PINS
VI-J5X-MZ-F1 CONVERTER MOD DC/DC 5.2V 25W
VE-BNM-MV-F1 CONVERTER MOD DC/DC 10V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5305ARMZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5305ARMZ-REEL7 功能描述:IC DAC 8BIT 2WIRE I2C 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計(jì)資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型,TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):2.7M
AD5305ARMZ-REEL71 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs
AD5305BRM 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 8-bit 10-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:8-BIT QUAD I2C DAC I.C. - Bulk 制造商:Analog Devices 功能描述:8BIT DAC QUAD SMD 5305 MSOP10
AD5305BRM-REEL 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 8-bit 10-Pin MSOP T/R