- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9000 > AD5305ARMZ (Analog Devices Inc)IC DAC 8BIT 2WIRE I2C 10-MSOP PDF資料下載
參數(shù)資料
| 型號： | AD5305ARMZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT 2WIRE I2C 10-MSOP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 50 |
| 設置時間： | 6µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 167k |
| 產(chǎn)品目錄頁面： | 782 (CN2011-ZH PDF) |
AD5305/AD5315/AD5325
Rev. G | Page 17 of 24
Table 7. CLR and LDAC Bit Descriptions
Bit
Description
CLR
[0] All DAC registers and input registers are filled with 0s
on completion of the write sequence.
[1] Normal operation.
LDAC
[0] All four DAC registers and, therefore, all DAC outputs,
are simultaneously updated on completion of the write
sequence.
[1] Only addressed input register is updated. There is no
change in the contents of the DAC registers.
DEFAULT READBACK CONDITION
All pointer byte bits power up to 0. Therefore, if the user
initiates a readback without writing to the pointer byte first, no
single DAC channel has been specified. In this case, the default
readback bits are all 0, except for the CLR bit, which is a 1.
MULTIPLE-DAC WRITE SEQUENCE
Because there are individual bits in the pointer byte for each
DAC, it is possible to simultaneously write the same data and
control bits to 2, 3, or 4 DACs by setting the relevant bits to 1.
MULTIPLE-DAC READBACK SEQUENCE
If the user attempts to read back data from more than one DAC
at a time, the part reads back the default, power-on reset
conditions, that is, all 0s except for CLR, which is 1.
WRITE OPERATION
When writing to the AD5305/AD5315/AD5325 DACs, the user
must begin with an address byte (R/W = 0), after which the DAC
acknowledges that it is prepared to receive data by pulling SDA
low. This address byte is followed by the pointer byte, which is
also acknowledged by the DAC. Two bytes of data are then written
to the DAC, as shown in Figure 33. A stop condition follows.
READ OPERATION
When reading data back from the AD5305/AD5315/AD5325
DACs, the user begins with an address byte (R/W = 0), after
which the DAC acknowledges that it is prepared to receive data
by pulling SDA low. This address byte is usually followed by the
pointer byte, which is also acknowledged by the DAC. Following
this, there is a repeated start condition by the master and the
address is resent with R/W = 1. This is acknowledged by the
DAC indicating that it is prepared to transmit data. Two bytes
of data are then read from the DAC, as shown in Figure 34. A
stop condition follows.
However, if the master sends an ACK and continues clocking
SCL (no STOP is sent), the DAC retransmits the same two bytes
of data on SDA. This allows continuous readback of data from
the selected DAC register.
Alternatively, the user can send a start followed by the address
with R/W = 1. In this case, the previously loaded pointer settings
are used and readback of data can commence immediately.
ADDRESS BYTE
SCL
SDA
SCL
SDA
POINTER BYTE
LEAST SIGNIFICANT DATA BYTE
ACK
BY
AD53x5
MOST SIGNIFICANT DATA BYTE
MSB
LSB
MSB
LSB
STOP
COND
BY
MASTER
ACK
BY
AD53x5
ACK
BY
AD53x5
START
COND
BY
MASTER
ACK
BY
AD53x5
MSB
LSB
0
1
0
A0
R/W
X
0
093
0-
0
33
Figure 33. Write Sequence
相關PDF資料 |
PDF描述 |
|---|---|
| AD5428YRUZ | IC DAC 8BIT DUAL MULT 20TSSOP |
| VI-J5X-MZ-F2 | CONVERTER MOD DC/DC 5.2V 25W |
| MS3102R28-13P | CONN RCPT 26POS BOX MNT W/PINS |
| VI-J5X-MZ-F1 | CONVERTER MOD DC/DC 5.2V 25W |
| VE-BNM-MV-F1 | CONVERTER MOD DC/DC 10V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5305ARMZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5305ARMZ-REEL7 | 功能描述:IC DAC 8BIT 2WIRE I2C 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 設計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標準包裝:10,000 系列:- 設置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應商設備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
| AD5305ARMZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5305BRM | 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 8-bit 10-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:8-BIT QUAD I2C DAC I.C. - Bulk 制造商:Analog Devices 功能描述:8BIT DAC QUAD SMD 5305 MSOP10 |
| AD5305BRM-REEL | 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 8-bit 10-Pin MSOP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。