- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9000 > AD5305ARMZ (Analog Devices Inc)IC DAC 8BIT 2WIRE I2C 10-MSOP PDF資料下載
參數(shù)資料
| 型號： | AD5305ARMZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT 2WIRE I2C 10-MSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 設(shè)置時間： | 6µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 167k |
| 產(chǎn)品目錄頁面： | 782 (CN2011-ZH PDF) |
AD5305/AD5315/AD5325
Rev. G | Page 16 of 24
SERIAL INTERFACE
The AD5305/AD5315/AD5325 are controlled via an I2C
compatible serial bus. The DACs are connected to this bus as
slave devices (that is, no clock is generated by the AD5305/
AD5315/AD5325 DACs). This interface is SMBus compatible
at VDD < 3.6 V.
The AD5305/AD5315/AD5325 have a 7-bit slave address. The
6 MSB are 000110 and the LSB is determined by the state of the
A0 pin. The facility to make hardwired changes to A0 allows the
user to use up to two of these devices on one bus. The 2-wire
serial bus protocol operates as follows:
1.
The master initiates data transfer by establishing a start
condition, which is when a high-to-low transition on the
SDA line occurs while SCL is high. The following byte is
the address byte, which consists of the 7-bit slave address
followed by an R/W bit (this bit determines whether data is
read from or written to the slave device).
The slave whose address corresponds to the transmitted
address responds by pulling SDA low during the ninth
clock pulse (this is termed the acknowledge bit). At this
stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from
its shift register.
2.
Data is transmitted over the serial bus in sequences of nine
clock pulses (eight data bits followed by an acknowledge
bit). The transitions on the SDA line must occur during the
low period of SCL and remain stable during the high
period of SCL.
3.
When all data bits have been read or written, a stop
condition is established. In write mode, the master pulls
the SDA line high during the 10th clock pulse to establish a
stop condition. In read mode, the master issues a No
Acknowledge for the ninth clock pulse (that is, the SDA
line remains high). The master then brings the SDA line
low before the 10th clock pulse and then high during the
10th clock pulse to establish a stop condition.
READ/WRITE SEQUENCE
In the case of the AD5305/AD5315/AD5325, all write access
sequences and most read sequences begin with the device
address (with R/W = 0) followed by the pointer byte. This
pointer byte specifies the data format and determines which
DAC is being accessed in the subsequent read/write operation
(see Figure 31). In a write operation, the data follows
immediately. In a read operation, the address is resent with
R/W = 1 and then the data is read back. However, it is also
possible to perform a read operation by sending only the
address with R/W = 1. The previously loaded pointer settings
are then used for the readback operation. See Figure 32 for a
graphical explanation of the interface.
DACD
X
LSB
MSB
0
DACC DACB DACA
0
930-
03
1
Figure 31. Pointer Byte
POINTER BYTE BITS
Table 6 explains the individual bits that make up the pointer byte.
Table 6. Individual Bits of the Pointer Byte
Bit
Description
X
Don’t care bits.
0
Reserved bits. Must be set to 0.
DACD
[1] The following data bytes are for DAC D.
DACC
[1] The following data bytes are for DAC C.
DACB
[1] The following data bytes are for DAC B.
DACA
[1] The following data bytes are for DAC A.
INPUT SHIFT REGISTER
The input shift register is 16 bits wide. Data is loaded into the
device as two data bytes on the serial data line, SDA, under the
control of the serial clock input, SCL. The timing diagram for
this operation is shown in Figure 2. The two data bytes consist
of four control bits followed by 8, 10, or 12 bits of DAC data,
depending on the device type. The first two bits loaded are the
PD1 and PD0 bits that control the mode of operation of the device.
See the Power-Down Modes section for a complete description.
Bit 13 is CLR, Bit 12 is LDAC, and the remaining bits are left
justified DAC data bits, starting with the MSB. See Figure 32.
DATA BYTES (WRITE AND READBACK)
MOST SIGNIFICANT DATA BYTE
PD0
PD1
LSB
PD0
CLR
LDAC
PD1
LSB
MSB
10-BIT AD5315
LSB
MSB
12-BIT AD5325
CLR
LDAC
MSB
8-BIT AD5305
CLR
LDAC
D7
D6
D5
D4
D9
D8
D7
D6
PD0
D11
D10
D9
D8
LEAST SIGNIFICANT DATA BYTE
LSB
MSB
10-BIT AD5315
LSB
MSB
12-BIT AD5325
MSB
8-BIT AD5305
D2
D3
D1
D0
0
D4
D5
D3
D2
D1
D0
0
D6
D7
D5
D4
D3
D2
D1
D0
0
093
0-
032
Figure 32. Data Formats for Write and Readback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5428YRUZ | IC DAC 8BIT DUAL MULT 20TSSOP |
| VI-J5X-MZ-F2 | CONVERTER MOD DC/DC 5.2V 25W |
| MS3102R28-13P | CONN RCPT 26POS BOX MNT W/PINS |
| VI-J5X-MZ-F1 | CONVERTER MOD DC/DC 5.2V 25W |
| VE-BNM-MV-F1 | CONVERTER MOD DC/DC 10V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5305ARMZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5305ARMZ-REEL7 | 功能描述:IC DAC 8BIT 2WIRE I2C 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
| AD5305ARMZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 500 muA, 2-Wire Interface Quad Voltage Output, 8-/10-/12-Bit DACs |
| AD5305BRM | 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 8-bit 10-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:8-BIT QUAD I2C DAC I.C. - Bulk 制造商:Analog Devices 功能描述:8BIT DAC QUAD SMD 5305 MSOP10 |
| AD5305BRM-REEL | 制造商:Analog Devices 功能描述:DAC 4-CH Resistor-String 8-bit 10-Pin MSOP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。