- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6653BCPZ-125 (ANALOG DEVICES INC) IF Diversity Receiver PDF資料下載
參數(shù)資料
| 型號： | AD6653BCPZ-125 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | IF Diversity Receiver |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, QCC64 |
| 封裝： | 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64 |
| 文件頁數(shù)： | 24/80頁 |
| 文件大小： | 1998K |
| 代理商： | AD6653BCPZ-125 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
AD6653
THEORY OF OPERATION
The AD6653 has two analog input channels, two decimating
channels, and two digital output channels. The intermediate
frequency (IF) input signal passes through several stages before
appearing at the output port(s) as a filtered, decimated digital
signal.
The dual ADC design can be used for diversity reception of signals,
where the ADCs operate identically on the same carrier but from
two separate antennae. The ADCs can also be operated with inde-
pendent analog inputs. The user can sample any f
S
/2 frequency
segment from dc to 150 MHz, using appropriate low-pass or
band-pass filtering at the ADC inputs with little loss in ADC
performance. Operation to 450 MHz analog input is permitted
but occurs at the expense of increased ADC noise and distortion.
In nondiversity applications, the AD6653 can be used as a
baseband receiver, where one ADC is used for I input data,
and the other is used for Q input data.
Synchronization capability is provided to allow synchronized
timing between multiple channels or multiple devices. The
NCO phase can be set to produce a known offset relative to
another channel or device.
Programming and control of the AD6653 are accomplished
using a 3-bit SPI-compatible serial interface.
ADC ARCHITECTURE
AD6653 architecture consists of a front-end sample-and-hold
amplifier (SHA), followed by a pipelined switched-capacitor ADC.
The quantized outputs from each stage are combined into a final
12-bit result in the digital correction logic. The pipelined
architecture permits the first stage to operate on a new input
sample and the remaining stages to operate on the preceding
samples. Sampling occurs on the rising edge of the clock.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash ADC connected to a switched-capacitor digital-
to-analog converter (DAC) and an interstage residue amplifier
(MDAC). The residue amplifier magnifies the difference between
the reconstructed DAC output and the flash input for the next
stage in the pipeline. One bit of redundancy is used in each stage to
facilitate digital correction of flash errors. The last stage simply
consists of a flash ADC.
The input stage of each channel contains a differential SHA that
can be ac- or dc-coupled in differential or single-ended modes.
The output staging block aligns the data, corrects errors, and
passes the data to the output buffers. The output buffers are
powered from a separate supply, allowing adjustment of the
output voltage swing. During power-down, the output buffers
go into a high impedance state.
ANALOG INPUT CONSIDERATIONS
The analog input to the AD6653 is a differential switched-
capacitor SHA that has been designed for optimum
performance while processing a differential input signal.
Rev. 0 | Page 24 of 80
The clock signal alternatively switches the SHA between sample
mode and hold mode (see Figure 46). When the SHA is switched
into sample mode, the signal source must be capable of charging
the sample capacitors and settling within 1/2 of a clock cycle.
A small resistor in series with each input can help reduce the
peak transient current required from the output stage of the
driving source. A shunt capacitor can be placed across the inputs
to provide dynamic charging currents. This passive network
creates a low-pass filter at the ADC input; therefore, the precise
values are dependent on the application.
In IF undersampling applications, any shunt capacitors should
be reduced. In combination with the driving source impedance,
the shunt capacitors limit input bandwidth. Refer to Application
Note AN-742,
Frequency Domain Response of Switched-
Capacitor ADCs
; Application Note AN-827,
A Resonant Approach
to Interfacing Amplifiers to Switched-Capacitor ADCs
; and the
Analog Dialogue
article, “Transformer-Coupled Front-End for
Wideband A/D Converters,” for more information on this subject
(see
www.analog.com)
. In general, the precise values are
dependent on the application.
VIN+
VIN–
C
PIN, PAR
C
PIN, PAR
C
S
C
S
C
H
C
H
H
S
S
S
S
0
Figure 46. Switched-Capacitor SHA Input
For best dynamic performance, the source impedances driving
VIN+ and VIN should be matched such that common-mode
settling errors are symmetrical. These errors are reduced by the
common-mode rejection of the ADC.
An internal differential reference buffer creates positive and
negative reference voltages that define the input span of the
ADC core. The output common mode of the reference buffer is
set to VCMREF (approximately 1.6 V
).
Input Common Mode
The analog inputs of the AD6653 are not internally dc biased.
In ac-coupled applications, the user must provide this bias
externally. Setting the device so that V
CM
= 0.55 × AVDD is
recommended for optimum performance, but the device functions
over a wider range with reasonable performance (see Figure 45).
An on-board common-mode voltage reference is included in the
design and is available from the CML pin. Optimum performance
is achieved when the common-mode voltage of the analog input
is set by the CML pin voltage (typically 0.55 × AVDD).
相關PDF資料 |
PDF描述 |
|---|---|
| AD6653BCPZ-150 | IF Diversity Receiver |
| AD6655BCPZ-1251 | IF Diversity Receiver |
| AD6655 | IF Diversity Receiver |
| AD6655-125EBZ1 | IF Diversity Receiver |
| AD6655-150EBZ1 | IF Diversity Receiver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD6653BCPZ-150 | 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64 制造商:Analog Devices 功能描述:IC, RECEIVER, IF DIVERSITY, LFCSP64 |
| AD6654 | 制造商:Analog Devices 功能描述:- Bulk |
| AD6654/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver |
| AD6654/PCBZ | 制造商:Analog Devices 功能描述:4/6CH WIDEBAND IF TO BASEBAND RCVR - Bulk |
| AD6654BBC | 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。