參數(shù)資料
型號(hào)： AD6653BCPZ-125
廠(chǎng)商： ANALOG DEVICES INC
元件分類(lèi)： 無(wú)繩電話(huà)/電話(huà)
英文描述： IF Diversity Receiver
中文描述： TELECOM, CELLULAR, BASEBAND CIRCUIT, QCC64
封裝： 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64
文件頁(yè)數(shù)： 43/80頁(yè)
文件大小： 1998K
代理商： AD6653BCPZ-125
AD6653
CONFIGURATION WITHOUT THE SPI
In applications that do not interface to the SPI control registers,
the SDIO/DCS pin, the SCLK/DFS pin, the SMI SDO/OEB pin,
and the SMI SCLK/PDWN pin serve as standalone CMOS-
compatible control pins. When the device is powered up, it is
assumed that the user intends to use the pins as static control
lines for the duty cycle stabilizer, output data format, output
enable, and power-down feature control. In this mode, the CSB
chip select should be connected to AVDD, which disables the
serial port interface.
Rev. 0 | Page 43 of 80
Table 23. Mode Selection
Pin
External
Voltage
AVDD (default)
AGND
AVDD
AGND (default)
AVDD
AGND
(default)
AVDD
Configuration
Duty cycle stabilizer enabled
Duty cycle stabilizer disabled
Twos complement enabled
Offset binary enabled
Outputs in high impedance
Outputs enabled
SDIO/DCS
SCLK/DFS
SMI SDO/OEB
Chip in power-down or
standby
Normal operation
SMI SCLK/PDWN
AGND
(default)
SPI ACCESSIBLE FEATURES
Table 24 provides a brief description of the general features
that
are accessible via the SPI. These features are described in
Application Note AN-877,
Interfacing to High Speed ADCs via
SPI
(see www.analog.com). The AD6653 part-specific features
are described in the Memory Map Register Description section.
Table 24. Features Accessible Using the SPI
Feature Name
Description
Modes
Allows the user to set either power-down
mode or standby mode
Clock
Allows the user to access the DCS via the SPI
Offset
Allows the user to digitally adjust the
converter offset
Test I/O
Allows the user to set test modes to have
known data on output bits
Output Mode
Allows the user to set up outputs
Output Phase
Allows the user to set the output clock polarity
Output Delay
Allows the user to vary the DCO delay
VREF
Allows the user to set the reference voltage.
DON’T CARE
DON’T CARE
DON’T CARE
DON’T CARE
SDIO
SCLK
CSB
t
S
t
DH
t
CLK
t
DS
t
H
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
t
LOW
t
HIGH
0
Figure 79. Serial Port Interface Timing Diagram
相關(guān)PDF資料
PDF描述
AD6653BCPZ-150 IF Diversity Receiver
AD6655BCPZ-1251 IF Diversity Receiver
AD6655 IF Diversity Receiver
AD6655-125EBZ1 IF Diversity Receiver
AD6655-150EBZ1 IF Diversity Receiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6653BCPZ-150 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64 制造商:Analog Devices 功能描述:IC, RECEIVER, IF DIVERSITY, LFCSP64
AD6654 制造商:Analog Devices 功能描述:- Bulk
AD6654/PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver
AD6654/PCBZ 制造商:Analog Devices 功能描述:4/6CH WIDEBAND IF TO BASEBAND RCVR - Bulk
AD6654BBC 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*