- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6653BCPZ-150 (ANALOG DEVICES INC) IF Diversity Receiver PDF資料下載
參數(shù)資料
| 型號： | AD6653BCPZ-150 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 無繩電話/電話 |
| 英文描述： | IF Diversity Receiver |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, QCC64 |
| 封裝： | 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64 |
| 文件頁數(shù)： | 29/80頁 |
| 文件大小： | 1998K |
| 代理商： | AD6653BCPZ-150 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
AD6653
Rev. 0 | Page 29 of 80
75
70
65
60
55
50
45
1
10
100
1000
S
INPUT FREQUENCY (MHz)
3.00ps
0.05ps
0.20ps
0.50ps
1.00ps
1.50ps
2.00ps
2.50ps
MEASURED
0
Figure 63. SNR vs. Input Frequency and Jitter
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the AD6653.
Power supplies for clock drivers should be separated from the
ADC output driver supplies to avoid modulating the clock signal
with digital noise. Low jitter, crystal-controlled oscillators make
the best clock sources. If the clock is generated from another type
of source (by gating, dividing, or another method), it should be
retimed by the original clock at the last step.
Refer to Application Note
AN-501 and Application Note AN-756
for more information about jitter performance as it relates to
ADCs (see
www.analog.com
).
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 64 and Figure 65, the power dissipated by
the AD6653 is proportional to its sample rate. In CMOS output
mode, the digital power dissipation is determined primarily by the
strength of the digital drivers and the load on each output bit.
The maximum DRVDD current (I
DRVDD
) can be calculated by
I
DRVDD
=
V
DRVDD
×
f
CLK
×
N
where
N
is the number of output bits (26, in the case of the
AD6653, assuming the FD bits are inactive).
This maximum current occurs when every output bit switches on
every clock cycle, that is, a full-scale square wave at the Nyquist
frequency of f
CLK
/2. In practice, the DRVDD current is established
by the average number of output bits switching, which is deter-
mined by the sample rate and the characteristics of the analog
input signal. Reducing the capacitive load presented to the output
drivers can minimize digital power consumption. The data in
Figure 64 and Figure 65 was taken using the same operating
conditions as those used for the Typical Performance
Characteristics, with a 5 pF load on each output driver.
1.50
1.25
1.00
0.75
0.50
0.25
0
0.6
I
AVDD
I
DVDD
I
DRVDD
0.5
0.4
0.3
0.2
0.1
0
0
50
SAMPLE RATE (MSPS)
100
T
S
150
25
75
125
TOTAL POWER
0
Figure 64. AD6653-150 Power and Current vs. Sample Rate
1.50
1.25
1.00
0.75
0.50
0.25
0
0.6
I
AVDD
I
DVDD
I
DRVDD
0.5
0.4
0.3
0.2
0.1
0
0
50
100
T
S
125
25
75
SAMPLE RATE (MSPS)
TOTAL POWER
0
Figure 65. AD6653-125 Power and Current vs. Sample Rate
By asserting PDWN (either through the SPI port or by asserting
the PDWN pin high), the AD6653 is placed in power-down
mode. In this state, the ADC typically dissipates 2.5 mW.
During power-down, the output drivers are placed in a high
impedance state. Asserting the PDWN pin low returns the
AD6653 to its normal operating mode. Note that PDWN is
referenced to the digital output driver supply (DRVDD) and
should not exceed that supply voltage level. PDWN can be
driven with 1.8 V logic, even when DRVDD is at 3.3 V.
Low power dissipation in power-down mode is achieved by
shutting down the reference, reference buffer, biasing networks,
and clock. Internal capacitors are discharged when entering
power-down mode and then must be recharged when returning
to normal operation. As a result, the wake-up time is related to
the time spent in power-down mode, and shorter power-down
cycles result in proportionally shorter wake-up times.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6655BCPZ-1251 | IF Diversity Receiver |
| AD6655 | IF Diversity Receiver |
| AD6655-125EBZ1 | IF Diversity Receiver |
| AD6655-150EBZ1 | IF Diversity Receiver |
| AD6655BCPZ-1051 | IF Diversity Receiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6654 | 制造商:Analog Devices 功能描述:- Bulk |
| AD6654/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver |
| AD6654/PCBZ | 制造商:Analog Devices 功能描述:4/6CH WIDEBAND IF TO BASEBAND RCVR - Bulk |
| AD6654BBC | 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD6654BBCZ | 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。