參數(shù)資料
型號(hào)： AD6653BCPZ-150
廠商： ANALOG DEVICES INC
元件分類(lèi)： 無(wú)繩電話(huà)/電話(huà)
英文描述： IF Diversity Receiver
中文描述： TELECOM, CELLULAR, BASEBAND CIRCUIT, QCC64
封裝： 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64
文件頁(yè)數(shù)： 55/80頁(yè)
文件大小： 1998K
代理商： AD6653BCPZ-150
AD6653
EVALUATION BOARD
The AD6653 evaluation board provides all of the support circuitry
required to operate the ADC in its various modes and configura-
tions. The converter can be driven differentially through a double
balun configuration (default) or optionally through the AD8352
differential driver. The ADC can also be driven in a single-ended
fashion. Separate power pins are provided to isolate the DUT
from the
AD8352
drive circuitry. Each input configuration can
be selected by proper connection of various components (see
Figure 83 to Figure 92). Figure 82 shows the typical bench
characterization setup used to evaluate the ac performance of
the AD6653.
It is critical that the signal sources used for the analog input and
clock have very low phase noise (<<1 ps rms jitter) to realize the
optimum performance of the converter. Proper filtering of the
analog input signal to remove harmonics and lower the integrated
or broadband noise at the input is also necessary to achieve the
specified noise performance.
See Figure 83 to Figure 100 for the complete schematics and
layout diagrams that demonstrate the routing and grounding
techniques that should be applied at the system level.
POWER SUPPLIES
This evaluation board comes with a wall-mountable switching
power supply that provides a 6 V 2 A maximum output. Connect
the supply to the rated 100 V ac to 240 V ac wall outlet at 47 Hz
to 63 Hz. The output of the supply is a 2.1 mm inner diameter
circular jack that connects to the PCB at J16. Once on the PC
board, the 6 V supply is fused and conditioned before connection
to six low dropout linear regulators that supply the proper bias
to each of the various sections on the board.
Rev. 0 | Page 55 of 80
External supplies can be used to operate the evaluation board
by removing L1, L3, L4, and L13 to disconnect the voltage
regulators supplied from the switching power supply. This enables
the user to individually bias each section of the board. Use P3
and P4 to connect a different supply for each section. At least
one 1.8 V supply is needed with a 1 A current capability for
AVDD and DVDD; a separate 1.8 V to 3.3 V supply is recom-
mended for DRVDD. To operate the evaluation board using the
AD8352 option, a separate 5.0 V supply (AMP VDD) with
a 1 A current capability is needed. To operate the evaluation board
using the alternate SPI options, a separate 3.3 V analog supply
(VS) is needed, in addition to the other supplies. The 3.3 V
supply (VS) should have a 1 A current capability, as well. Solder
Jumper SJ35 allows the user to separate AVDD and DVDD,
if desired.
INPUT SIGNALS
When connecting the clock and analog source, use clean signal
generators with low phase noise, such as the Rohde & Schwarz
SMA100A signal generators or the equivalent. Use 1 m long,
shielded, RG-58, 50 Ω coaxial cable for making connections to the
evaluation board. Enter the desired frequency and amplitude for
the ADC. The AD6653 evaluation board from Analog Devices,
Inc., can accept a ~2.8 V p-p or 13 dBm sine wave input for the
clock. When connecting the analog input source, it is recom-
mended that a multipole, narrow-band, band-pass filter with 50 Ω
terminations be used. Band-pass filters of this type are available
from TTE, Allen Avionics, and K&L Microwave, Inc. Connect the
filter directly to the evaluation board, if possible.
OUTPUT SIGNALS
The parallel CMOS outputs interface directly with the Analog
Devices standard ADC data capture board (HSC-ADC-EVALCZ).
For more information on the ADC data capture boards and their
optional settings, see
www.analog.com/FIFO
.
0
USB
CONNECTION
AD6653
EVALUATION BOARD
12-BIT
PARALLEL
CMOS
12-BIT
PARALLEL
CMOS
HSC-ADC-EVALCZ
FPGA BASED
DATA
CAPTURE BOARD
PC RUNNING
VISUAL ANALOG
AND SPI
CONTROLLER
SOFTWARE
1.8V
–
+
–
+
A
V
D
G
G
–
+
5.0V
G
A
3.3V
6V DC
2A MAX
WALL OUTLET
100V TO 240V AC
47Hz TO 63Hz
SWITCHING
POWER
SUPPLY
–
+
G
3.3V
V
–
+
G
3.3V
SPI
SPI
ROHDE & SCHWARZ,
SMA100A,
2V p-p SIGNAL
SYNTHESIZER
CLK
ROHDE & SCHWARZ,
SMA100A,
2V p-p SIGNAL
SYNTHESIZER
AINB
BAND-PASS
FILTER
ROHDE & SCHWARZ,
SMA100A,
2V p-p SIGNAL
SYNTHESIZER
AINA
BAND-PASS
FILTER
Figure 82. Evaluation Board Connection
相關(guān)PDF資料
PDF描述
AD6655BCPZ-1251 IF Diversity Receiver
AD6655 IF Diversity Receiver
AD6655-125EBZ1 IF Diversity Receiver
AD6655-150EBZ1 IF Diversity Receiver
AD6655BCPZ-1051 IF Diversity Receiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6654 制造商:Analog Devices 功能描述:- Bulk
AD6654/PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver
AD6654/PCBZ 制造商:Analog Devices 功能描述:4/6CH WIDEBAND IF TO BASEBAND RCVR - Bulk
AD6654BBC 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
AD6654BBCZ 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*