參數(shù)資料
型號： AD6653BCPZ-150
廠商： ANALOG DEVICES INC
元件分類： 無繩電話/電話
英文描述： IF Diversity Receiver
中文描述： TELECOM, CELLULAR, BASEBAND CIRCUIT, QCC64
封裝： 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64
文件頁數(shù)： 36/80頁
文件大?。?/td> 1998K
代理商： AD6653BCPZ-150
AD6653
When the fast detect mode select bits are set to 0b001, 0b010, or
0b011, a subset of the fast detect output pins is available. In these
modes, the fast detect output pins have a latency of six clock
cycles, and the greater of the two input samples is output at the
DCO rate. Table 19 shows the corresponding ADC input levels
when the fast detect mode select bits are set to 0b001 (that is,
when the ADC fast magnitude is presented on the FD[3:1] pins).
Rev. 0 | Page 36 of 80
Table 19. ADC Fast Magnitude Nomimal Levels
with Fast Detect Mode Select Bits = 001
ADC Fast
Magitude on
FD[2:0] Pins
Below FS (dB)
000
<24
001
24 to 14.5
010
14.5 to 10
011
10 to 7
100
7 to 5
101
5 to 3.25
110
3.25 to 1.8
111
1.8 to 0
Nominal Input
Magnitude
Nominal Input
Magnitude
Uncertainty (dB)
Minimum to 18.07
30.14 to 12.04
18.07 to 8.52
12.04 to 6.02
8.52 to 4.08
6.02 to 2.5
4.08 to 1.16
2.5 to 0
When the fast detect mode select bits are set to 0b010 or 0b011
(that is, when ADC fast magnitude is presented on the FD[2:1]
pins), the LSB is not provided. The input ranges for this mode
are shown in Table 20.
Table 20. ADC Fast Magnitude Nomimal Levels
with Fast Detect Mode Select Bits = 010 or 011
ADC Fast
Magitude on
FD[2:1] Pins
Below FS (dB)
00
<14.5
01
14.5 to 7
10
7 to 3.25
11
3.25 to 0
Nominal Input
Magnitude
Nominal Input
Magnitude
Uncertainty (dB)
Minimum to 12.04
18.07 to 6.02
8.52 to 2.5
4.08 to 0
ADC OVERRANGE (OR)
The ADC overrange indicator is asserted when an overrange is
detected on the input of the ADC. The overrange condition is
determined at the output of the ADC pipeline and, therefore, is
subject to a latency of 12 ADC clock cycles. An overrange at the
input is indicated by this bit 12 clock cycles after it occurs.
GAIN SWITCHING
The AD6653 includes circuitry that is useful in applications either
where large dynamic ranges exist or where gain ranging converters
are employed. This circuitry allows digital thresholds to be set
such that an upper threshold and a lower threshold can be
programmed. Fast detect mode select bits = 010 through fast
detect mode select bits = 101 support various combinations of
the gain switching options.
One such use is to detect when an ADC is about to reach full
scale with a particular input condition. The result is to provide
an indicator that can be used to quickly insert an attenuator that
prevents ADC overdrive.
Coarse Upper Threshold (C_UT)
The coarse upper threshold indicator is asserted if the ADC fast
magnitude input level is greater than the level programmed in
the coarse upper threshold register (Address 0x105[2:0]). This
value is compared with the ADC Fast Magnitude Bits[2:0]. The
coarse upper threshold output is output two clock cycles after
the level is exceeded at the input and, therefore, provides a fast
indication of the input signal level. The coarse upper threshold
levels are shown in Table 21. This indicator remains asserted for a
minimum of two ADC clock cycles or until the signal drops
below the threshold level.
Table 21. Coarse Upper Threshold Levels
C_UT Is Active When Signal
Magnitude Below FS
Is Greater Than (dB)
000
<24
001
24
010
14.5
011
10
100
7
101
5
110
3.25
111
1.8
Coarse Upper Threshold
Register[2:0]
Fine Upper Threshold (F_UT)
The fine upper threshold indicator is asserted if the input
magnitude exceeds the value programmed in the fine upper
threshold register located in Register 0x106 and Register 0x107.
The 13-bit threshold register is compared with the signal
magnitude at the output of the ADC. This comparison is subject
to the ADC clock latency but is accurate in terms of converter
resolution. The fine upper threshold magnitude is defined by
the following equation:
dBFS
= 20 log(
Threshold Magnitude
/2
13
)
Fine Lower Threshold (F_LT)
The fine lower threshold indicator is asserted if the input
magnitude is less than the value programmed in the fine lower
threshold register located at Register 0x108 and Register 0x109.
The fine lower threshold register is a 13-bit register that is
compared with the signal magnitude at the output of the ADC.
This comparison is subject to ADC clock latency but is accurate
in terms of converter resolution. The fine lower threshold
magnitude is defined by the following equation:
dBFS
= 20 log(
Threshold Magnitude
/2
13
)
The operation of the fine upper threshold and fine lower
threshold indicators is shown in Figure 73.
相關PDF資料
PDF描述
AD6655BCPZ-1251 IF Diversity Receiver
AD6655 IF Diversity Receiver
AD6655-125EBZ1 IF Diversity Receiver
AD6655-150EBZ1 IF Diversity Receiver
AD6655BCPZ-1051 IF Diversity Receiver
相關代理商/技術參數(shù)
參數(shù)描述
AD6654 制造商:Analog Devices 功能描述:- Bulk
AD6654/PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 92.16 MSPS, 4-/6-Channel Wideband IF to Baseband Receiver
AD6654/PCBZ 制造商:Analog Devices 功能描述:4/6CH WIDEBAND IF TO BASEBAND RCVR - Bulk
AD6654BBC 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極
AD6654BBCZ 功能描述:IC ADC 14BIT W/6CH RSP 256CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應商設備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*