- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8960 > AD7835ASZ (Analog Devices Inc)IC DAC 14BIT QUAD PARA 44-MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7835ASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT QUAD PARA 44-MQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 10µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 465mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 100k |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7834/AD7835
Rev. D | Page 13 of 28
TERMINOLOGY
Relative Accuracy
Relative accuracy or endpoint linearity is a measure of the
maximum deviation from a straight line passing through the
endpoints of the DAC transfer function. It is measured after
adjusting for zero error and full-scale error. It is normally
expressed in LSBs or as a percentage of full-scale reading.
Differential Nonlinearity
Differential nonlinearity is the difference between the measured
change and the ideal 1 LSB change between any two adjacent
codes. A specified differential nonlinearity of 1 LSB maximum
ensures monotonicity.
DC Crosstalk
Although the common input reference (IR) voltage signals are
internally buffered, small IR drops in individual DAC reference
inputs across the die mean that an update to one channel
produces a dc output change in one or more channel outputs.
The four DAC outputs are buffered by op amps sharing
common VDD and VSS power supplies. If the dc load current
changes in one channel due to an update, a further dc change
occurs in one or more of the channel outputs. This effect is
most obvious at high load currents and is reduced as the load
currents are reduced. With high impedance loads, the effect is
virtually unmeasurable.
Output Voltage Settling Time
This is the amount of time it takes for the output to settle to a
specified level for a full-scale input change.
Digital-to-Analog Glitch Impulse
This is the amount of charge injected into the analog output
when the inputs change state. It is specified as the area of the
glitch in nV-secs. It is measured with the reference inputs
connected to 0 V and the digital inputs toggled between all
1s and all 0s.
Channel-to-Channel Isolation
Channel-to-channel isolation refers to the proportion of input
signal from the reference input of one DAC that appears at the
output of the other DAC. It is expressed in decibels (dB). The
AD7834 has no specification for channel-to-channel isolation
because it has one reference for all DACs. Channel-to-channel
isolation is specified for the AD7835.
DAC-to-DAC Crosstalk
DAC-to-DAC crosstalk is defined as the glitch impulse that
appears at the output of one converter due to both the digital
change and the subsequent analog output (O/P) change at
another converter. It is specified in nV-secs.
Digital Crosstalk
The glitch impulse transferred to the output of one converter
due to a change in digital input code to the other converter is
defined as the digital crosstalk and is specified in nV-secs.
Digital Feedthrough
When the device is not selected, high frequency logic activity
on its digital inputs can be capacitively coupled both across and
through the device to show up as noise on the VOUT pins. This
noise is digital feedthrough.
DC Output Impedance
DC output impedance is the effective output source resistance.
It is dominated by package lead resistance.
Full-Scale Error
Full-scale error is the error in DAC output voltage when all 1s
are loaded into the DAC latch. Ideally, the output voltage, with
all 1s loaded into the DAC latch, should be VREF(+) – 1 LSB.
Full-scale error does not include zero-scale error.
Zero-Scale Error
Zero-scale error is the error in the DAC output voltage when
all 0s are loaded into the DAC latch. Ideally, the output voltage,
with all 0s in the DAC latch, is equal to VREF(). Zero-scale
error is due mainly to offsets in the output amplifier.
Gain Error
Gain error is defined as (full-scale error) (zero-scale error).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-27K-MY-F4 | CONVERTER MOD DC/DC 40V 50W |
| JB1HB10SL2 | CONN RCPT 10POS CRIMP SOCKET |
| AD5744RCSUZ | IC DAC 4CH 14BIT SER 1LSB 32TQFP |
| MS27508E24A4PA | CONN RCPT 56POS BOX MNT W/PINS |
| VE-J50-MZ-F4 | CONVERTER MOD DC/DC 5V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7835ASZ | 制造商:Analog Devices 功能描述:IC 14-BIT DAC |
| AD7835ASZ-REEL | 功能描述:IC DAC 14BIT QUAD PARA 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD7835BS | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Quad 14-Bit DAC |
| AD7836 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Quad 14-Bit DAC |
| AD7836AS | 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 14-bit 44-Pin MQFP 制造商:Analog Devices 功能描述:IC 14-BIT DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。