- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10036 > AD9257BCPZRL7-65 (Analog Devices Inc)IC ADC 14BIT SRL 65MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9257BCPZRL7-65 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 1/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 65MSPS 64LFCSP |
| 標準包裝： | 750 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 65M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 8 |
| 功率耗散（最大）： | 547mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個差分 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Octal, 14-Bit, 40/65 MSPS, Serial LVDS,
1.8 V Analog-to-Digital Converter
Data Sheet
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
2011–2013 Analog Devices, Inc. All rights reserved.
FEATURES
Low power: 55 mW per channel at 65 MSPS with scalable
power options
SNR = 75.5 dB (to Nyquist)
SFDR = 91.6 dBc (to Nyquist)
DNL = ±0.6 LSB (typical), INL = ±1.1 LSB (typical)
Serial LVDS (ANSI-644, default)
Low power, reduced signal option (similar to IEEE 1596.3)
Data and frame clock outputs
650 MHz full power analog bandwidth
2 V p-p input voltage range
1.8 V supply operation
Serial port control
Full chip and individual channel power-down modes
Flexible bit orientation
Built-in and custom digital test pattern generation
Programmable clock and data alignment
Programmable output resolution
Standby mode
APPLICATIONS
Medical imaging and nondestructive ultrasound
Portable ultrasound and digital beam-forming systems
Quadrature radio receivers
Diversity radio receivers
Optical networking
Test equipment
GENERAL DESCRIPTION
The AD9257 is an octal, 14-bit, 40 MSPS and 65 MSPS analog-
to-digital converter (ADC) with an on-chip sample-and-hold
circuit designed for low cost, low power, small size, and ease of
use. The product operates at a conversion rate of up to 65 MSPS
and is optimized for outstanding dynamic performance and low
power in applications where a small package size is critical.
The ADC requires a single 1.8 V power supply and LVPECL-/
CMOS-/LVDS-compatible sample rate clock for full performance
operation. No external reference or driver components are
required for many applications.
The ADC automatically multiplies the sample rate clock for the
appropriate LVDS serial data rate. A data clock output (DCO) for
capturing data on the output and a frame clock output (FCO) for
signaling a new output byte are provided. Individual channel
power-down is supported and typically consumes less than
2 mW when all channels are disabled.
The ADC contains several features designed to maximize flexibility
and minimize system cost, such as programmable clock and data
FUNCTIONAL BLOCK DIAGRAM
ADC
14
SERIAL
LVDS
D+ A
D– A
VIN+ A
AVDD
AD9257
VIN– A
ADC
14
SERIAL
LVDS
D+ B
D– B
VIN+ B
VIN– B
ADC
14
SERIAL
LVDS
D+ C
D– C
VIN+ C
VIN– C
ADC
14
SERIAL
LVDS
D+ D
D– D
VIN+ D
VIN– D
ADC
14
SERIAL
LVDS
D+ E
D– E
VIN+ E
VIN– E
ADC
14
SERIAL
LVDS
D+ F
D– F
VIN+ F
VIN– F
ADC
14
SERIAL
LVDS
D+ G
D– G
VIN+ G
VIN– G
ADC
14
SERIAL
LVDS
DATA
RATE
MULTIPLIER
SERIAL PORT
INTERFACE
REF
SELECT
D+ H
FCO+
FCO–
DCO+
DCO–
D– H
VIN+ H
VIN– H
VREF
VCM
1.0V
SYNC
SENSE
PDWN
DRVDD
RBIAS
AGND
CSB
CLK+ CLK–
SDIO/
DFS
SCLK/
DTP
10
206
-0
01
Figure 1.
alignment and programmable digital test pattern generation. The
available digital test patterns include built-in deterministic and
pseudorandom patterns, along with custom user-defined test
patterns entered via the serial port interface (SPI).
The AD9257 is available in an RoHS-compliant, 64-lead LFCSP.
It is specified over the industrial temperature range of 40°C
to +85°C. This product is protected by a U.S. patent.
PRODUCT HIGHLIGHTS
1.
Small Footprint. Eight ADCs are contained in a small,
space-saving package.
2.
Low Power of 55 mW/Channel at 65 MSPS with Scalable
Power Options.
3.
Ease of Use. A data clock output (DCO) is provided that
operates at frequencies of up to 455 MHz and supports
double data rate (DDR) operation.
4.
User Flexibility. The SPI control offers a wide range of
flexible features to meet specific system requirements.
5.
Pin Compatible with the AD9637 (12-Bit Octal ADC).
相關PDF資料 |
PDF描述 |
|---|---|
| IDT7285L12PA8 | IC FIFO 4096X18 12NS 56TSSOP |
| LTC1349IG | IC TXRX 5V RS232 LOW PWR 28-SSOP |
| VI-BTY-MY | CONVERTER MOD DC/DC 3.3V 33W |
| IDT72245LB10PF | IC FIFO 1024X18 SYNC 10NS 64QFP |
| LTC1349IG#PBF | IC TXRX 5V RS232 LOW PWR 28-SSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9257TCPZ-65-EP | 功能描述:14 Bit Analog to Digital Converter 8 Input 8 Pipelined 64-LFCSP-WQ (9x9) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:65M 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:LVDS - 串行 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉換器數(shù):8 架構:管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-55°C ~ 125°C 封裝/外殼:64-WFQFN 裸露焊盤 供應商器件封裝:64-LFCSP-WQ（9x9） 標準包裝:1 |
| AD9258 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-105EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-125EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-80EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復。