參數(shù)資料
型號(hào): AD9257BCPZRL7-65
廠商: Analog Devices Inc
文件頁(yè)數(shù): 17/40頁(yè)
文件大?。?/td> 0K
描述: IC ADC 14BIT SRL 65MSPS 64LFCSP
標(biāo)準(zhǔn)包裝: 750
位數(shù): 14
采樣率(每秒): 65M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 8
功率耗散(最大): 547mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 8 個(gè)差分
AD9257
Data Sheet
Rev. A | Page 24 of 40
Figure 59 shows an example of the LVDS output using the
ANSI-644 standard (default) data eye and a time interval error
(TIE) jitter histogram with trace lengths of less than 24 inches
on standard FR-4 material.
0.5k
1.0k
1.5k
2.5k
2.0k
0
–60p
s
–40p
s
–20p
s
0p
s
20p
s
40p
s
60p
s
80p
s
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
400
300
200
100
–400
–300
–200
–100
0
–0.
8n
s
0.
8n
s
–0.
6n
s
0.
6n
s
–1.
0n
s
1.
0n
s
–0.
4n
s
0.
4n
s
–0.
2n
s
0.
2n
s
0n
s
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 7000:400354
10206-
058
Figure 59. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Less Than 24 Inches on Standard FR-4, External 100 Far Termination Only
Figure 60 shows an example of trace lengths exceeding 24 inches
on standard FR-4 material. Note that the TIE jitter histogram
reflects the decrease of the data eye opening as the edge deviates
from the ideal position.
It is the responsibility of the user to determine if the waveforms
meet the timing budget of the design when the trace lengths exceed
24 inches. Additional SPI options allow the user to further increase
the internal termination (increasing the current) of all eight outputs
to drive longer trace lengths, which can be achieved by program-
ming Register 0x15. Even though this option produces sharper
rise and fall times on the data edges and is less prone to bit errors,
it also increases the power dissipation of the DRVDD supply.
0.5k
1.0k
1.5k
2.5k
2.0k
0
–60p
s
–80p
s
–40p
s
–20p
s
0p
s
20p
s
40p
s
60p
s
80p
s
TIE
J
ITTE
R
H
IS
TOGR
A
M
(
H
it
s
)
300
200
100
–300
–200
–100
0
–0.
8n
s
0.
8n
s
–0.
6n
s
0.
6n
s
–1.
0n
s
1.
0n
s
–0.
4n
s
0.
4n
s
–0.
2n
s
0.
2n
s
0n
s
EYE
D
IA
G
R
A
M
VO
L
T
A
G
E
(m
V)
EYE: ALL BITS
ULS: 7000/18200
10206-
059
Figure 60. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths
Greater Than 24 Inches on Standard FR-4, External 100 Far Termination Only
The default format of the output data is twos complement. Table 10
shows an example of the output coding format. To change the
output data format to offset binary, see the Memory Map section.
Data from each ADC is serialized and provided on a separate
channel in DDR mode. The data rate for each serial stream is equal
to 14 bits times the sample clock rate, with a maximum of 910
Mbps (14 bits × 65 MSPS) = 910 Mbps. The lowest typical
conversion rate is 10 MSPS. See the Memory Map section for
details on enabling this feature.
Table 10. Digital Output Coding
Input (V)
Condition (V)
Offset Binary Output Mode
Twos Complement Mode
VIN+ VIN
< VREF 0.5 LSB
00 0000 0000 0000
10 0000 0000 0000
VIN+ VIN
= VREF
00 0000 0000 0000
10 0000 0000 0000
VIN+ VIN
= 0
10 0000 0000 0000
00 0000 0000 0000
VIN+ VIN
= +VREF 1.0 LSB
11 1111 1111 1111
01 1111 1111 1111
VIN+ VIN
> +VREF 0.5 LSB
11 1111 1111 1111
01 1111 1111 1111
相關(guān)PDF資料
PDF描述
IDT7285L12PA8 IC FIFO 4096X18 12NS 56TSSOP
LTC1349IG IC TXRX 5V RS232 LOW PWR 28-SSOP
VI-BTY-MY CONVERTER MOD DC/DC 3.3V 33W
IDT72245LB10PF IC FIFO 1024X18 SYNC 10NS 64QFP
LTC1349IG#PBF IC TXRX 5V RS232 LOW PWR 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9257TCPZ-65-EP 功能描述:14 Bit Analog to Digital Converter 8 Input 8 Pipelined 64-LFCSP-WQ (9x9) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):14 采樣率(每秒):65M 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:LVDS - 串行 配置:S/H-ADC 無(wú)線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-55°C ~ 125°C 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP-WQ(9x9) 標(biāo)準(zhǔn)包裝:1
AD9258 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258-105EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258-125EBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC)
AD9258-80EBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits)