- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10036 > AD9257BCPZRL7-65 (Analog Devices Inc)IC ADC 14BIT SRL 65MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9257BCPZRL7-65 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 65MSPS 64LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 65M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 功率耗散（最大）： | 547mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個差分 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9257
Data Sheet
Rev. A | Page 26 of 40
The PN sequence short pattern produces a pseudorandom bit
sequence that repeats itself every 29 1 or 511 bits. A description
of the PN sequence and how it is generated can be found in
Section 5.1 of the ITU-T 0.150 (05/96) standard. The seed value
is all 1s (see Table 12 for the initial values). The output is a
parallel representation of the serial PN9 sequence in MSB-first
format. The first output word is the first 14 bits of the PN9
sequence in MSB aligned form.
Table 12. PN Sequence
Sequence
Initial
Value
First Three Output Samples
(MSB First) Twos Complement
PN Sequence Short
0x1FE0
0x1DF1, 0x3CC8, 0x294E
PN Sequence Long
0x1FFF
0x1FE0, 0x2001, 0x1C00
The PN sequence long pattern produces a pseudorandom bit
sequence that repeats itself every 223 1 or 8,388,607 bits. A
description of the PN sequence and how it is generated can be
found in Section 5.6 of the ITU-T 0.150 (05/96) standard. The
seed value is all 1s (see Table 12 for the initial values) and the
AD9257 inverts the bit stream with relation to the ITU standard.
The output is a parallel representation of the serial PN23 sequence
in MSB-first format. The first output word is the first 14 bits of the
PN23 sequence in MSB aligned format.
Consult the Memory Map section for information on how to
change these additional digital output timing features through
the SPI.
SDIO/DFS Pin
For applications that do not require SPI mode operation, the
CSB pin is tied to AVDD, and the SDIO/DFS pin controls the
output data format select according to Table 13.
Table 13. Output Data Format Select Pin Settings
DFS Pin Voltage
Output Mode
AVDD
Twos complement
GND (Default)
Offset binary
SCLK/DTP Pin
The SCLK/DTP pin is for use in applications that do not require
SPI mode operation. This pin can enable a single digital test pattern
if it and the CSB pin are both held high during device power-up.
When SCLK/DTP is tied to AVDD, the ADC channel outputs
shift out the following pattern: 10 0000 0000 0000. The FCO and
DCO function normally while all channels shift out the repeatable
test pattern. This pattern allows the user to perform timing
alignment adjustments among the FCO, DCO, and output data.
This pin has an internal 30 k resistor to GND. It can be left
unconnected for normal operation.
Table 14. Digital Test Pattern Pin Settings
Selected DTP
DTP Voltage
Resulting D± x
No connect
Normal operation
DTP
AVDD
10 0000 0000 0000
Additional and custom test patterns can also be observed when
commanded from the SPI port. Consult the Memory Map section
for information about the options available.
CSB Pin
The CSB pin should be tied to AVDD for applications that
do not require SPI mode operation. Tying CSB high causes
all SCLK and SDIO information to be ignored.
RBIAS Pin
To set the internal core bias current of the ADC, place a
10.0 k, 1% tolerance resistor to ground at the RBIAS pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7285L12PA8 | IC FIFO 4096X18 12NS 56TSSOP |
| LTC1349IG | IC TXRX 5V RS232 LOW PWR 28-SSOP |
| VI-BTY-MY | CONVERTER MOD DC/DC 3.3V 33W |
| IDT72245LB10PF | IC FIFO 1024X18 SYNC 10NS 64QFP |
| LTC1349IG#PBF | IC TXRX 5V RS232 LOW PWR 28-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9257TCPZ-65-EP | 功能描述:14 Bit Analog to Digital Converter 8 Input 8 Pipelined 64-LFCSP-WQ (9x9) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):14 采樣率（每秒）:65M 輸入數(shù):8 輸入類型:差分 數(shù)據(jù)接口:LVDS - 串行 配置:S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):8 架構(gòu):管線 參考類型:內(nèi)部 電壓 - 電源，模擬:1.7 V ~ 1.9 V 電壓 - 電源，數(shù)字:1.7 V ~ 1.9 V 特性:同步采樣 工作溫度:-55°C ~ 125°C 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP-WQ（9x9） 標(biāo)準(zhǔn)包裝:1 |
| AD9258 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-105EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-125EBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Dual Analog-to-Digital Converter (ADC) |
| AD9258-80EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。