- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16537 > AD9523/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9523 PDF資料下載
參數(shù)資料
| 型號： | AD9523/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9523 |
| 設計資源： | AD9523(-1) Eval Board Schematic AD9523(-1) BOM AD9523(-1) Gerber Files |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9523 |
| 主要屬性： | 板載 PLL 環(huán)路濾波器 |
| 次要屬性： | LED 狀態(tài)指示器 |
| 已供物品： | 板 |
| 相關產(chǎn)品： | AD9523BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523-1BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523-1BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9523
Data Sheet
Rev. C | Page 28 of 60
SERIAL CONTROL PORT
The AD9523 serial control port is a flexible, synchronous serial
communications port that allows an easy interface with many
industry-standard microcontrollers and microprocessors. The
AD9523 serial control port is compatible with most synchronous
transfer formats, including Philips I2C, Motorola SPI, and
Intel SSR protocols. The AD9523 I2C implementation deviates
from the classic I2C specification in two specifications, and
these deviations are documented in Table 16 of this data sheet.
The serial control port allows read/write access to all registers
that configure the AD9523.
SPI/IC PORT SELECTION
The AD9523 has two serial interfaces, SPI and I2C. Users can
select either the SPI or I2C depending on the states (logic high,
logic low) of the two logic level input pins, SP1 and SP0, when
power is applied or after a RESET (each pin has an internal
40 kΩ pull-down resistor).
When both SP1 and SP0 are low,
the SPI interface is active. Otherwise, I2C is active with three
different I2C slave address settings (seven bits wide), as shown
in Table 22. The five MSBs of the slave address are hardware
coded as 11000, and the two LSBs are determined by the logic
levels of the SP1 and SP0 pins.
Table 22. Serial Port Mode Selection
SP1
SP0
Address
Low
SPI
Low
High
I2C: 1100000
High
Low
I2C: 1100001
High
I2C: 1100010
IC SERIAL PORT OPERATION
The AD9523 I2C port is based on the I2C fast mode standard.
The AD9523 supports both I2C protocols: standard mode
(100 kHz) and fast mode (400 kHz).
The AD9523 I2C port has a 2-wire interface consisting of a serial
data line (SDA) and a serial clock line (SCL). In an I2C bus system,
the AD9523 is connected to the serial bus (data bus SDA and
clock bus SCL) as a slave device, meaning that no clock is generated
by the AD9523. The AD9523 uses direct 16-bit (two bytes)
memory addressing instead of traditional 8-bit (one byte) memory
addressing.
I2C Bus Characteristics
Table 23. I2C Bus Definitions
Abbreviation
Definition
S
Start
Sr
Repeated start
P
Stop
A
Acknowledge
A
No acknowledge
W
Write
R
Read
One pulse on the SCL clock line is generated for each data bit
that is transferred.
The data on the SDA line must not change during the high period
of the clock. The state of the data line can change only when the
clock on the SCL line is low.
SDA
SCL
DATA LINE
STABLE;
DATA VALID
CHANGE
OF DATA
ALLOWED
0
8439-
160
Figure 30. Valid Bit Transfer
A start condition is a transition from high to low on the SDA
line while SCL is high. The start condition is always generated
by the master to initialize the data transfer.
A stop condition is a transition from low to high on the SDA
line while SCL is high. The stop condition is always generated
by the master to end the data transfer.
START
CONDITION
S
STOP
CONDITION
P
SDA
SCL
08
43
9-
16
1
Figure 31. Start and Stop Conditions
A byte on the SDA line is always eight bits long. An acknowledge
bit must follow every byte. Bytes are sent MSB first.
The acknowledge bit is the ninth bit attached to any 8-bit data
byte. An acknowledge bit is always generated by the receiving
device (receiver) to inform the transmitter that the byte has
been received. It is accomplished by pulling the SDA line low
during the ninth clock pulse after each 8-bit data byte.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-J4M-EZ-S | CONVERTER MOD DC/DC 10V 25W |
| VE-B1M-EX | CONVERTER MOD DC/DC 10V 75W |
| DC1562A-A | BOARD EVAL LTC6990 |
| HCM11DRAH | CONN EDGECARD 22POS R/A .156 SLD |
| ECE-P2DP562HA | CAP ALUM 5600UF 200V 20% SNAP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9524 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs |
| AD9524/PCBZ | 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9524BCPZ | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9524BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9525 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。