- 您現在的位置：買賣IC網 > PDF目錄16537 > AD9523/PCBZ (Analog Devices Inc)BOARD EVAL FOR AD9523 PDF資料下載
參數資料
| 型號： | AD9523/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 5/60頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD9523 |
| 設計資源： | AD9523(-1) Eval Board Schematic AD9523(-1) BOM AD9523(-1) Gerber Files |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9523 |
| 主要屬性： | 板載 PLL 環(huán)路濾波器 |
| 次要屬性： | LED 狀態(tài)指示器 |
| 已供物品： | 板 |
| 相關產品： | AD9523BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523-1BCPZ-ND - IC INTEGER-N CLCK GEN 72LFCSP AD9523-1BCPZ-REEL7-ND - IC INTEGER-N CLCK GEN 72LFCSP |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Data Sheet
AD9523
Rev. C | Page 13 of 60
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
LDO_PLL1
VDD3_PLL1
REFA
REFB
LF1_EXT_CAP
OSC_CTRL
OSC_IN
LF2_EXT_CAP
LDO_PLL2
VDD3_PLL2
LDO_VCO
PD
REF_SEL
17
SYNC
18
VDD3_REF
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
R
ESET
CS
SC
L
K
/SC
L
S
D
IO/S
D
A
SD
O
R
E
F_
TE
S
T
OU
T
1
3
OU
T
1
3
V
DD3_
O
UT
[1
2:
1
3
]
OU
T
1
2
OU
T
1
2
V
D
D1.
8
_
O
UT
[1
2
:13
]
OU
T
1
OU
T
1
V
DD3_
O
UT
[1
0:
1
]
OU
T
1
0
35
OU
T
1
0
36
V
D
D1.
8
_
O
UT
[1
0
:1
1
]
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
VDD1.8_OUT[4:5]
OUT4
VDD3_OUT[4:5]
OUT5
VDD1.8_OUT[6:7]
OUT6
VDD3_OUT[6:7]
OUT7
VDD1.8_OUT[8:9]
OUT8
VDD3_OUT[8:9]
OUT9
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
PL
L
1
_
O
U
T
ZD
_
IN
ZD
_
IN
NC
OU
T
0
OU
T
0
V
DD3_
O
UT
[0
:1
]
OU
T
1
OU
T
1
V
DD1.
8_O
UT
[0
:3
]
OU
T
2
OU
T
2
V
DD3_
O
UT
[2
:3
]
OU
T
3
OU
T
3
EEPR
O
M
_
SE
L
ST
A
T
U
S
0
/SP0
ST
A
T
U
S
1
/SP1
08
439
-00
2
PIN 1
INDICATOR
AD9523
(TOP VIEW)
NOTES
1. PINS LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THESE PINS TO GROUND.
AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.
ON EXISTING PCB DESIGNS, IT ISACCEPTABLE TO LEAVE PIN 69 CONNECTED TO 1.8V SUPPLY.
2. THE EXPOSED PADDLE IS THE GROUND CONNECTION ON THE CHIP. IT MUST BE
SOLDERED TO THE ANALOG GROUND OF THE PCB TO ENSURE PROPER FUNCTIONALITY
AND HEAT DISSIPATION, NOISE, AND MECHANICAL STRENGTH BENEFITS.
Figure 2. Pin Configuration
Table 19. Pin Function Descriptions
Pin
No.
Mnemonic
Type1
Description
1
LDO_PLL1
P/O
1.8 V Internal LDO Regulator Decoupling Pin for PLL1. Connect a 0.47 μF decoupling capacitor from
this pin to ground. Note that, for best performance, the LDO bypass capacitor must be placed in
close proximity to the device.
2
VDD3_PLL1
P
3.3 V Supply PLL1. Use the same supply as VCXO.
3
REFA
I
Reference Clock Input A. Along with REFA, this pin is the differential input for the PLL reference.
Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
4
REFA
I
Complementary Reference Clock Input A. Along with REFA, this pin is the differential input for the
PLL reference. Alternatively, this pin can be programmed as a single-ended 3.3V CMOS input.
5
REFB
I
Reference Clock Input B. Along with REFB, this pin is the differential input for the PLL reference.
Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
6
REFB
I
Complementary Reference Clock Input B. Along with REFB, this pin is the differential input for the PLL
reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
7
LF1_EXT_CAP
O
PLL1 External Loop Filter Capacitor. Connect a loop filter capacitor to this pin and to ground.
8
OSC_CTRL
O
Oscillator Control Voltage. Connect this pin to the voltage control pin of the external oscillator.
9
OSC_IN
I
PLL1 Oscillator Input. Along with OSC_IN, this pin is the differential input for the PLL reference.
Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
10
OSC_IN
I
Complementary PLL1 Oscillator Input. Along with OSC_IN, this pin is the differential input for the PLL
reference. Alternatively, this pin can be programmed as a single-ended 3.3 V CMOS input.
11
LF2_EXT_CAP
O
PLL2 External Loop Filter Capacitor Connection. Connect a capacitor to this pin and LDO_VCO.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-J4M-EZ-S | CONVERTER MOD DC/DC 10V 25W |
| VE-B1M-EX | CONVERTER MOD DC/DC 10V 75W |
| DC1562A-A | BOARD EVAL LTC6990 |
| HCM11DRAH | CONN EDGECARD 22POS R/A .156 SLD |
| ECE-P2DP562HA | CAP ALUM 5600UF 200V 20% SNAP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9524 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs |
| AD9524/PCBZ | 功能描述:BOARD EVAL FOR AD9524 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9524BCPZ | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9524BCPZ-REEL7 | 功能描述:IC INTEGER-N CLCK GEN 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數:1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應商設備封裝:64-TSSOP 包裝:管件 |
| AD9525 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復。