- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9665 > AD9524BCPZ-REEL7 (Analog Devices Inc)IC INTEGER-N CLCK GEN 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9524BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTEGER-N CLCK GEN 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時(shí)鐘/頻率發(fā)生器，扇出緩沖器（分配） |
| PLL： | 是 |
| 主要目的： | 以太網(wǎng)，光纖通道，SONET/SDH |
| 輸入： | CMOS |
| 輸出： | HSTL，LVCMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:6 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1GHz |
| 電源電壓： | 1.71 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 配用： | AD9524BCPZ-ND - IC INTEGER-N CLCK GEN 48LFCSP |
| 其它名稱： | AD9524BCPZ-REEL7DKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Data Sheet
AD9524
Rev. E | Page 23 of 56
CLOCK DISTRIBUTION
The clock distribution block provides an integrated solution for
generating multiple clock outputs based on frequency dividing
the PLL2 VCO divider output. The distribution output consists
of six channels (OUT0 to OUT5). Each of the output channels
has a dedicated divider and output driver, as shown in Figure 25.
The AD9524 also has the capability to route the VCXO output
to two of the outputs (OUT0 and OUT1).
Clock Dividers
The output clock distribution dividers are referred to as D0 to D5,
corresponding to output channels OUT0 through OUT5,
respectively. Each divider is programmable with 10 bits of division
depth that is equal to 1 to 1024. Dividers have duty cycle correction
to always give 50% duty cycle, even for odd divides.
Output Power-Down
Each of the output channels offers independent control of the
power-down functionality via the Channel 0 to Channel 5 control
registers (see Table 52). Each output channel has a dedicated
power-down bit for powering down the output driver. However,
if all six outputs are powered down, the entire distribution output
enters a deep sleep mode. Although each channel has a channel
power-down control signal, it may sometimes be desirable to
power down an output driver while maintaining the divider’s
synchronization with the other channel dividers. This is accom-
plished by placing the output in tristate mode (this works in
CMOS mode, as well).
Multimode Output Drivers
The user has independent control of the operating mode of each of
the fourteen output channels via the Channel 0 to Channel 5
control registers (see Table 52). The operating mode control
includes the following:
Logic family and pin functionality
Output drive strength
Output polarity
The four least significant bits (LSBs) of each of the six Channel 0 to
Channel 5 control registers comprise the driver mode bits. The
mode value selects the desired logic family and pin functionality
of an output channel, as listed in Table 52. This driver design
allows a common 100 external resistor for all the different
driver modes of operation that are illustrated in Figure 26.
If the output channel is ac-coupled to the circuit to be clocked,
changing the mode varies the voltage swing to determine sensi-
tivity to the drive level. For example, in LVDS mode, a current of
3.5 mA causes a 350 mV peak voltage. Likewise, in LVPECL
compatible mode, a current of 8 mA causes an 800 mV peak
voltage at the 100 load resistor. Using any termination other
than those specified in the Input/Output Termination
Recommendations section may results in damage or decrease
end of life performance.
In addition to the four mode bits, each of the six Channel 0 to
Channel 5 control registers includes the following control bits:
Invert divider output. Enables the user to choose between
normal polarity and inverted polarity. Normal polarity is the
default state. Inverted polarity reverses the representation of
Logic 0 and Logic 1, regardless of the logic family.
Ignore sync. Makes the divider ignore the SYNC signal
from any source.
Power-down channel. Powers down the entire channel.
Lower power mode.
Driver mode.
Channel divider.
Divider phase.
3.5mA/8mA
LVDS/LVPECL
ENABLED
HSTL
ENABLED
HSTL
ENABLED
50
P
N
P
100 LOAD
CM
VDD3_OUT[x:y]
1.25V LVDS
VDD – 1.3V LVPECL
CM
COMMON-MODE
CIRCUIT
+
–
08439-
031
Figure 26. Multimode Driver
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-BWW-MW-F2 | CONVERTER MOD DC/DC 5.5V 100W |
| VE-BWW-MW-F1 | CONVERTER MOD DC/DC 5.5V 100W |
| AD9577BCPZ | IC CLK GEN PLL DUAL 40LFCSP |
| VE-BWV-MW-F4 | CONVERTER MOD DC/DC 5.8V 100W |
| GTC02R-24-22S | CONN RCPT 4POS BOX MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9525 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Jitter Clock Generator with Eight LVPECL Outputs |
| AD9525/PCBZ | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Evaluation kit 2950MHz VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9525/PCBZ-VCO | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Evaluation kit CRO29508 VCO installed RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| AD9525BCPZ | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| AD9525BCPZ-REEL7 | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 High performance clock distributor Exter RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。