- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16521 > AD9540/PCBZ (Analog Devices Inc)BOARD EVAL CLK GEN SYNTH 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9540/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/32頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL CLK GEN SYNTH 48LFCSP |
| 設計資源： | AD9540 Eval Brd Schematics AD9540 Eval Brd BOM AD9540 Gerber Files |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 已用 IC / 零件： | AD9540 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9540
Rev. A | Page 18 of 32
04947-046
REFIN
CLK2
CP_OUT
DDS
÷R
VCO
AD9540
LPF
DAC
÷N
CML
DRIVER
2.5GHz
TONE
8-LEVEL FSK
(FC = 100MHz)
BPF
25MHz
CRYSTAL
Figure 36. ISM Band Modulator (LO & Baseband Generation)
APPLICATION CIRCUIT DESCRIPTIONS
Dual Clock Configuration
In this loop, M = 1, N = 16, and R = 4. The DDS (direct digital
synthesizer) tuning word is also equal to , so that the
frequency of CLOCK1’ equals the frequency of CLOCK 1.
Phase adjustments in the DDS provide 14-bit programmable
rising edge delay capability of CLOCK1’ with respect to
CLOCK1 (see Figure 32).
Optical Networking Clock
This is the AD9540 configured as an optical networking clock.
The loop can be used to generate a 622 MHz clock for OC12.
The DDS can be programmed to output 8 kHz to serve as a base
reference for other circuits in the subsystem (see Figure 33).
Fractional-Divider Loop
This loop offers the precise frequency
division (48-bit) of the DDS in the feedback path as well as the
frequency sweeping capability of the DDS. Programming the
DDS to sweep from 24 MHz to 25 MHz sweeps the output of
the VCO from 2.7 GHz to 2.6 GHz. The reference in this case is
a simple crystal (see Figure 34).
Direct Upconversion
The AD9540 is configured to use the DDS as a precision
reference to the PLL. Since the VCO is <655 MHz, it can be fed
straight into the phase frequency detector feedback.
LO and Baseband Modulation Generation
Using the AD9540 PLL section to generate LO and the DDS
portion to generate a modulated baseband, this circuit uses an
external mixer to perform some simple modulation at RF ISM
band frequencies (see Figure 36).
相關PDF資料 |
PDF描述 |
|---|---|
| HCM15DSEH-S243 | CONN EDGECARD 30POS .156 EYELET |
| 5492065-5 | PIGTAIL SM BUF FIB SC (NG) |
| LB2518T221M | INDUCTOR WOUND 220UH 40MA 1007 |
| UPA1E271MPD1TD | CAP ALUM 270UF 25V 20% RADIAL |
| 2-6374611-5 | C/A 2.0MM SM LC-SC 25M1 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9540-VCO/PCB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9540 ,655 MHZ LOW JITTER CLOCK GEN - Trays |
| AD9540-VCO/PCBZ | 功能描述:BOARD EVAL CLK GEN SYNTH 48LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| AD9542/PCBZ | |
| AD9542BCPZ | 功能描述:SYNCHRONIZER & ADAPTIVE CLOCK TR 制造商:analog devices inc. 系列:* 包裝:托盤 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應商器件封裝:64-LFCSP（9x9） 標準包裝:1 |
| AD9542BCPZ-REEL7 | 功能描述:SYNCHRONIZER & ADAPTIVE CLOCK TR 制造商:analog devices inc. 系列:* 包裝:帶卷（TR） 零件狀態(tài):在售 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應商器件封裝:64-LFCSP（9x9） 標準包裝:750 |
發(fā)布緊急采購，3分鐘左右您將得到回復。