參數(shù)資料
型號: AD9557BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 23/92頁
文件大?。?/td> 0K
描述: IC CLOCK TRANSLATOR 40LFCSP
產(chǎn)品變化通告: Minor Mask Change 11/Apr/2012
標(biāo)準(zhǔn)包裝: 1
類型: 時鐘/頻率轉(zhuǎn)換器
PLL:
主要目的: 以太網(wǎng),SONET/SDH
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,HSTL,LVDS
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.25GHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-VQ(6x6)
包裝: 托盤
Data Sheet
AD9557
Rev. B | Page 3 of 92
REVISION HISTORY
5/13—Rev. A to Rev. B
Change to Register 0x0101, Bit 4; Table 35..................................56
Changes to Bit 4; Table 43 ..............................................................66
3/12—Rev. 0 to Rev. A
Change to Output Frequency Range Parameter, Table 6.............6
Changes to Test Conditions/Comments Column, Table 9 ..........8
Changed Name of Pin 21 in Figure 2............................................17
Changes to Table 20 ........................................................................18
Changes to Chip Power Monitor and Startup, Device Register
Programming Using a Register Setup File, and Registers That
Differ from the Defaults for Optimal Performance Sections....25
Changes to Initialize and Calibrate the Output PLL (APLL)
Section ..............................................................................................26
Changes to Program the Reference Profiles Section; Changed
Lock the Digital PLL Section Name to Generate the Reference
Acquisition; Changes to Generate the Reference Acquisition
Section ..............................................................................................27
Changes to Figure 35; Changed 225 MHz to 200 MHz and
3.45 GHz to 3.35 GHz in Overview Section................................28
Changed 180 MHz to 175 MHz in DPLL Overview Section ....30
Changed DPLL Output Frequency to DCO Frequency
Throughout; Changes to Programmable Digital Loop Filter
Section ..............................................................................................31
Changes to System Clock Inputs Section.....................................33
Changed VCO2 Lower Frequency to 3.35 GHz in Figure 39;
Changes to Output PLL (APLL) Section......................................35
Changed 1024 to 1023 in Clock Dividers Section;
Changes to Divider Synchronization Section..............................36
Changes to the Multifunction Pins (M0 to M3) Section ...........37
Added the Programming the EEPROM to Configure an M Pin to
Control Synchronization of the Clock Distribution Section.....42
Changes to the Power Supply Partitions Section ........................53
Changed 89.5° to 88.5° in DPLL Phase Margin Section ............54
Changes to Register 0x000A, Table 35 ......................................... 56
Changes to Register 0x0304, Table 35 .......................................... 57
Change to Default Value in Register 0x0400 and Register 0x0403;
Changes to Register 0x0405, Table 35 .......................................... 58
Change to Bit 0, Register 0x070E, Table 35 ................................. 59
Change to Bit 6, Register 0x0D01, Table 35................................. 63
Added Address 0x0E3D to Address 0xE45, Table 35................. 64
Changes to Description, Register 0x0005, Table 38;
Added Table 40, Renumbered Sequentially; Changes to
Descriptions, Register 0x000C and Register 0x000D, Table 41... 65
Changes to Summary Text, Register 0x0200 to
Register 0x0209, Table 46 and Table 47........................................ 67
Changes to Register 0x0304, Table 54; Change to Bits[7:6],
Table 55.............................................................................................69
Changes to Table Title, Table 63; Changes to Description,
Register 0x0400 and Register 0x0403, Table 64 .......................... 72
Changes to Register 0x0405, Table 64 .......................................... 73
Changes to Description Column, Register 0x0500, Table 67;
Changes to Description Column, Register 0x0501, Bits[6:4]
and Bit 0, Table 68........................................................................... 74
Change to Description Column, Register 0x0505, Bits[6:4],
Table 70.............................................................................................75
Change to Register 0x0600, Bits[7:2], Table 72........................... 76
Changes to Register 0x0707; Change to Register 0x070A,
Bits[3:0], Table 76............................................................................ 77
Changes to Register 0x0A01, Table 87 ......................................... 79
Changes to Table 96 ........................................................................ 81
Changes to Register 0x0D01, Bit 6 and Bit 1, Table 99 .............. 83
Added Table 123..............................................................................89
Changes to Table 124 ...................................................................... 90
Changes to Table 125 ...................................................................... 91
10/11—Revision 0: Initial Version
相關(guān)PDF資料
PDF描述
V375C36M150BG CONVERTER MOD DC/DC 36V 150W
AD9547BCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
D38999/20MF11JN CONN RCPT 11POS WALL MNT W/SCKT
AD9549ABCPZ IC CLOCK GEN/SYNCHRONIZR 64LFCSP
ADN2814ACPZ IC CLOCK/DATA RECOVERY 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9557BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件
AD9558 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad Input Multiservice Line Card Adaptive
AD9558/PCBZ 功能描述:BOARD EVAL FOR AD9558 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9558BCPZ 功能描述:IC CLOCK TRANSLATOR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器,多路復(fù)用器 PLL:是 主要目的:存儲器,RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
AD9558BCPZ-REEL7 功能描述:IC CLK XLATR PLL 1250MHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件