參數(shù)資料
型號(hào)： AD9629BCPZRL7-80
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 13/32頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT 80MSPS 32LFCSP
標(biāo)準(zhǔn)包裝： 1,500
位數(shù)： 12
采樣率（每秒）： 80M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 100mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-VQ
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個(gè)單端，單極；1 個(gè)差分，單極
AD9629
Rev. 0 | Page 20 of 32
CLOCK INPUT CONSIDERATIONS
For optimum performance, clock the AD9629 sample clock inputs,
CLK+ and CLK, with a differential signal. The signal is typi-
cally ac-coupled into the CLK+ and CLK pins via a transformer
or capacitors. These pins are biased internally (see Figure 45)
and require no external bias.
0.9V
AVDD
2pF
CLK–
CLK+
08
54
0-
0
16
Figure 45. Equivalent Clock Input Circuit
Clock Input Options
The AD9629 has a very flexible clock input structure. The clock
input can be a CMOS, LVDS, LVPECL, or sine wave signal.
Regardless of the type of signal being used, clock source jitter is
of great concern, as described in the Jitter Considerations section.
Figure 46 and Figure 47 show two preferred methods for clock-
ing the AD9629. The CLK inputs support up to 4× the rated
sample rate when using the internal clock divider feature. A low
jitter clock source is converted from a single-ended signal to a
differential signal using either an RF transformer or an RF balun.
0.1F
SCHOTTKY
DIODES:
HSMS2822
CLOCK
INPUT
50
100
CLK–
CLK+
ADC
Mini-Circuits
ADT1-1WT, 1:1 Z
XFMR
08
54
0-
0
17
Figure 46. Transformer-Coupled Differential Clock (3 MHz to 200 MHz)
0.1F
1nF
CLOCK
INPUT
1nF
50
CLK–
CLK+
SCHOTTKY
DIODES:
HSMS2822
ADC
08
54
0-
01
8
Figure 47. Balun-Coupled Differential Clock (Up to 4× Rated Sample Rate)
The RF balun configuration is recommended for clock frequencies
between 80 MHz and 320 MHz, and the RF transformer is recom-
mended for clock frequencies from 3 MHz to 200 MHz. The
back-to-back Schottky diodes across the transformer/balun
secondary limit clock excursions into the AD9629 to ~0.8 V p-p
differential.
This limit helps prevent the large voltage swings of the clock
from feeding through to other portions of the AD9629 while
preserving the fast rise and fall times of the signal that are critical
to a low jitter performance.
If a low jitter clock source is not available, another option is to
ac couple a differential PECL signal to the sample clock input
pins, as shown in Figure 48. The AD9510/AD9511/AD9512/
offer excellent jitter performance.
100
0.1F
240
240
50k
50k
CLK–
CLK+
CLOCK
INPUT
CLOCK
INPUT
ADC
AD951x
PECL DRIVER
0
854
0-
01
9
Figure 48. Differential PECL Sample Clock (Up to 4× Rated Sample Rate)
A third option is to ac couple a differential LVDS signal to the
sample clock input pins, as shown in Figure 49. The AD9510/
clock drivers offer excellent jitter performance.
100
0.1F
50k
50k
CLK–
CLK+
ADC
CLOCK
INPUT
CLOCK
INPUT
AD951x
LVDS DRIVER
0
854
0-
020
Figure 49. Differential LVDS Sample Clock (Up to 4× Rated Sample Rate)
In some applications, it may be acceptable to drive the sample
clock inputs with a single-ended 1.8 V CMOS signal. In such
applications, drive the CLK+ pin directly from a CMOS gate, and
bypass the CLK pin to ground with a 0.1 μF capacitor (see
OPTIONAL
100
0.1F
50
1
150
RESISTOR IS OPTIONAL.
CLK–
CLK+
ADC
VCC
1k
1k
CLOCK
INPUT
AD951x
CMOS DRIVER
08
54
0-
02
1
Figure 50. Single-Ended 1.8 V CMOS Input Clock (Up to 200 MHz)
Input Clock Divider
The AD9629 contains an input clock divider with the ability
to divide the input clock by integer values of 1, 2, or 4.
相關(guān)PDF資料
PDF描述
MS27474T20B41PC CONN RCPT 41POS JAM NUT W/PINS
MS27484T12F4P CONN PLUG 4POS STRAIGHT W/PINS
MS3106F16-13P CONN PLUG 2POS STRAIGHT W/PINS
MS3102E22-12P CONN RCPT 5POS BOX MNT W/PINS
MS3106E16-13P CONN PLUG 2POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9629XCPZ-40 功能描述:IC ADC 12BIT 40MSPS 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購(gòu)買時(shí)間 標(biāo)準(zhǔn)包裝:1
AD9630 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
AD9630AN 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
AD9630AR 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*