參數(shù)資料
型號(hào)： AD9629BCPZRL7-80
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 14/32頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT 80MSPS 32LFCSP
標(biāo)準(zhǔn)包裝： 1,500
位數(shù)： 12
采樣率（每秒）： 80M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 100mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-VQ
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個(gè)單端，單極；1 個(gè)差分，單極
AD9629
Rev. 0 | Page 21 of 32
Clock Duty Cycle
Typical high speed ADCs use both clock edges to generate
a variety of internal timing signals and, as a result, may be
sensitive to clock duty cycle. Commonly, a 50% duty cycle clock
with ±5% tolerance is required to maintain optimum dynamic
performance as shown in Figure 51.
Jitter on the rising edge of the clock input can also impact dynamic
performance and should be minimized as discussed in the Jitter
Considerations section.
40
45
50
55
60
65
70
75
80
10
20
30
40
50
60
70
80
S
NR
(
d
B
F
S
)
POSITIVE DUTY CYCLE (%)
08
54
0-
07
8
Figure 51. SNR vs. Clock Duty Cycle
Jitter Considerations
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR from the low fre-
quency SNR (SNRLF) at a given input frequency (fINPUT) due to
jitter (tJRMS) can be calculated by
SNRHF = 10 log[(2π × fINPUT × tJRMS)2 + 10
]
)
10
/
(
LF
SNR
In the previous equation, the rms aperture jitter represents the
clock input jitter specification. IF undersampling applications
are particularly sensitive to jitter, as illustrated in Figure 52.
80
75
70
65
60
55
50
45
1
10
100
1k
FREQUENCY (MHz)
S
NR
(
d
BF
S
)
0.5ps
0.2ps
0.05ps
1.0ps
1.5ps
2.0ps
2.5ps
3.0ps
0
854
0-
0
22
Figure 52. SNR vs. Input Frequency and Jitter
The clock input should be treated as an analog signal in cases in
which aperture jitter may affect the dynamic range of the AD9629.
To avoid modulating the clock signal with digital noise, keep
power supplies for clock drivers separate from the ADC output
driver supplies. Low jitter, crystal-controlled oscillators make
the best clock sources. If the clock is generated from another type
of source (by gating, dividing, or another method), it should be
retimed by the original clock at the last step.
For more information, see the AN-501 Application Note and the
AN-756 Application Note available on www.analog.com.
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 53, the analog core power dissipated by
the AD9629 is proportional to its sample rate. The digital
power dissipation of the CMOS outputs are determined
primarily by the strength of the digital drivers and the load
on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLK × N
where N is the number of output bits (13, in the case of the
AD9629).
This maximum current occurs when every output bit switches
on every clock cycle, that is, a full-scale square wave at the Nyquist
frequency of fCLK/2. In practice, the DRVDD current is estab-
lished by the average number of output bits switching, which
is determined by the sample rate and the characteristics of the
analog input signal.
Reducing the capacitive load presented to the output drivers
can minimize digital power consumption. The data in Figure 53
was taken using the same operating conditions as those used for
the Typical Performance Characteristics, with a 5 pF load on
each output driver.
35
40
45
50
55
60
65
70
75
80
85
10
20
30
40
50
60
70
80
ANAL
O
G
CO
RE
P
O
W
E
R
(m
W
)
CLOCK RATE (MSPS)
AD9231-20
AD9231-40
AD9231-65
AD9231-80
08
54
0-
0
79
Figure 53. Analog Core Power vs. Clock Rate
相關(guān)PDF資料
PDF描述
MS27474T20B41PC CONN RCPT 41POS JAM NUT W/PINS
MS27484T12F4P CONN PLUG 4POS STRAIGHT W/PINS
MS3106F16-13P CONN PLUG 2POS STRAIGHT W/PINS
MS3102E22-12P CONN RCPT 5POS BOX MNT W/PINS
MS3106E16-13P CONN PLUG 2POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9629XCPZ-40 功能描述:IC ADC 12BIT 40MSPS 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購(gòu)買時(shí)間 標(biāo)準(zhǔn)包裝:1
AD9630 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
AD9630AN 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
AD9630AR 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*