參數(shù)資料
型號： AD9629BCPZRL7-80
廠商： Analog Devices Inc
文件頁數(shù)： 2/32頁
文件大小： 0K
描述： IC ADC 12BIT 80MSPS 32LFCSP
標(biāo)準(zhǔn)包裝： 1,500
位數(shù)： 12
采樣率（每秒）： 80M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 100mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-VQ
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個單端，單極；1 個差分，單極
AD9629
Rev. 0 | Page 10 of 32
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
1
CLK+
2
CLK–
3
AVDD
4
CSB
5
SCLK/DFS
6
SDIO/PDWN
7
NC
8
NC
24 AVDD
23 MODE/OR
22 DCO
21 D11 (MSB)
20 D10
19 D9
18 D8
17 D7
9
(L
S
B
)
D
0
1
0
D
1
D
2
1
2
D
3
1
3
D
R
V
D
1
4
D
4
1
5
D
5
1
6
D
6
3
2
A
V
D
3
1
V
IN
+
3
0
V
IN
–
2
9
A
V
D
2
8
R
B
IA
S
2
7
V
C
M
2
6
S
E
N
S
E
2
5
V
R
E
F
TOP VIEW
(Not to Scale)
AD9629
08
54
0-
0
03
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PADDLE MUST BE SOLDERED TO
THE PCB GROUND TO ENSURE PROPER HEAT DISSIPATION,
NOISE, AND MECHANICAL STRENGTH BENEFITS.
Figure 3. Pin Configuration
Table 8. Pin Function Description
Pin No.
Mnemonic
Description
0 (EPAD)
GND
Exposed Paddle. The exposed paddle is the only ground connection. It must be soldered to the analog
ground of the customer’s PCB to ensure proper functionality and maximize heat dissipation, noise, and
mechanical strength benefits.
1, 2
CLK+, CLK
Differential Encode Clock. PECL, LVDS, or 1.8 V CMOS inputs.
3, 24, 29, 32
AVDD
1.8 V Supply Pin for ADC Core Domain.
4
CSB
SPI Chip Select. Active low enable. 30 kΩ internal pull-up.
5
SCLK/DFS
SPI Clock Input in SPI Mode (SCLK). 30 kΩ internal pull-down.
Data Format Select in Non-SPI Mode (DFS). Static control of data output format. 30 kΩ internal pull-down.
DFS high = twos complement output; DFS low = offset binary output.
6
SDIO/PDWN
SPI Data Input/Output (SDIO). Bidirectional SPI data I/O in SPI mode. 30 kΩ internal pull-down.
Non-SPI Mode Power-Down (PDWN). Static control of power-down with 30 kΩ internal pull-down. See
Table 14 for details.
7, 8
NC
Do Not Connect.
9 to 12, 14 to 21
D0 (LSB) to
D11 (MSB)
ADC Digital Outputs.
13
DRVDD
1.8 V to 3.3 V Supply Pin for Output Driver Domain.
22
DCO
Data Clock Digital Output.
23
MODE/OR
Chip Mode Select Input or Out-of-Range (OR) Digital Output in SPI Mode.
Default = out-of-range (OR) digital output (SPI Register 0x2A[0] = 1).
Option = chip mode select input (SPI Register 0x2A[0] = 0).
Chip power down (SPI Register 0x08[7:5] = 100b).
Chip standby (SPI Register 0x08[7:5] = 101b).
Normal operation, output disabled (SPI Register 0x08[7:5] = 110b).
Normal operation, output enabled (SPI Register 0x08[7:5] = 111b).
Out-of-Range (OR) digital output only in non-SPI mode.
25
VREF
1.0 V Voltage Reference Input/Output. See Table 10.
26
SENSE
Reference Mode Selection. See Table 10.
27
VCM
Analog Output Voltage at Mid AVDD Supply. Sets common mode of the analog inputs.
28
RBIAS
Sets Analog Current Bias. Connect to 10 kΩ (1% tolerance) resistor to ground.
30, 31
VIN, VIN+
ADC Analog Inputs.
相關(guān)PDF資料
PDF描述
MS27474T20B41PC CONN RCPT 41POS JAM NUT W/PINS
MS27484T12F4P CONN PLUG 4POS STRAIGHT W/PINS
MS3106F16-13P CONN PLUG 2POS STRAIGHT W/PINS
MS3102E22-12P CONN RCPT 5POS BOX MNT W/PINS
MS3106E16-13P CONN PLUG 2POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9629XCPZ-40 功能描述:IC ADC 12BIT 40MSPS 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1
AD9630 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
AD9630AN 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
AD9630AR 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*