- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17022 > AD9637-80EBZ (Analog Devices Inc)BOARD EVAL FOR AD9637 PDF資料下載
參數(shù)資料
| 型號： | AD9637-80EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9637 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9637
Data Sheet
Rev. A | Page 20 of 40
If the internal reference of the AD9637 is used to drive multiple
converters to improve gain matching, the loading of the reference
by the other converters must be considered. Figure 48 shows
how the internal reference voltage is affected by loading.
0
–0.5
–1.0
–1.5
–2.0
–2.5
–3.0
–3.5
–4.0
–4.5
–5.0
0
3.0
2.5
2.0
1.5
1.0
0.5
V
RE
F
E
RRO
R
(
%)
LOAD CURRENT (mA)
INTERNAL VREF = 1V
10215-
047
Figure 48. VREF Error vs. Load Current
External Reference Operation
The use of an external reference may be necessary to enhance
the gain accuracy of the ADC or improve thermal drift charac-
teristics. Figure 49 shows the typical drift characteristics of the
internal reference in 1.0 V mode.
10215-
048
4
–8
–40
85
V
RE
F
E
RRO
R
(
mV
)
TEMPERATURE (°C)
–6
–4
–2
0
2
–15
10
35
60
Figure 49. Typical VREF Drift
When the SENSE pin is tied to AVDD, the internal reference is
disabled, allowing the use of an external reference. An internal
reference buffer loads the external reference with an equivalent
7.5 k load (see Figure 42). The internal buffer generates the
positive and negative full-scale references for the ADC core.
Therefore, the external reference must be limited to a maximum
of 1.0 V. It is not recommended to leave the SENSE pin floating.
CLOCK INPUT CONSIDERATIONS
For optimum performance, clock the AD9637 sample clock inputs,
CLK+ and CLK, with a differential signal. The signal is typically
ac-coupled into the CLK+ and CLK pins via a transformer or
capacitors. These pins are biased internally (see Figure 36) and
require no external bias.
Clock Input Options
The AD9637 has a very flexible clock input structure. The clock
input can be a CMOS, LVDS, LVPECL, or sine wave signal.
Regardless of the type of signal being used, clock source jitter is
of the utmost concern, as described in the Jitter Considerations
section.
Figure 50 and Figure 51 show two preferred methods for clocking
the AD9637 (at clock rates of up to 640 MHz prior to the internal
CLK divider). A low jitter clock source is converted from a single-
ended signal to a differential signal using either an RF transformer
or an RF balun.
The RF balun configuration is recommended for clock frequencies
between 80 MHz and 640 MHz, and the RF transformer is recom-
mended for clock frequencies from 10 MHz to 200 MHz. The
back-to-back Schottky diodes across the transformer/balun
secondary winding limit clock excursions into the AD9637 to
approximately 0.8 V p-p differential.
This limit helps prevent the large voltage swings of the clock
from feeding through to other portions of the AD9637 while
preserving the fast rise and fall times of the signal that are critical
to a low jitter performance. However, the diode capacitance comes
into play at frequencies above 500 MHz. Care must be taken in
choosing the appropriate signal limiting diode.
0.1F
SCHOTTKY
DIODES:
HSMS2822
CLOCK
INPUT
50
100
CLK–
CLK+
ADC
Mini-Circuits
ADT1-1WT, 1:1 Z
XFMR
10215-
049
Figure 50. Transformer Coupled Differential Clock (Up to 200 MHz)
0.1F
CLOCK
INPUT
0.1F
50
CLK–
CLK+
SCHOTTKY
DIODES:
HSMS2822
ADC
10215-
050
Figure 51. Balun Coupled Differential Clock (80 MHz to 640 MHz)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CM453232-100KL | INDUCTOR CHIP 10UH 10% 1812 SMD |
| EEC44DREH-S13 | CONN EDGECARD 88POS .100 EXTEND |
| AD9277-50EBZ | BOARD EVAL FOR AD9277 |
| RSC15DRXN | CONN EDGECARD 30POS DIP .100 SLD |
| AD9627-125EBZ | IC A/D 12BIT 125MSPS DL EVAL BRD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9637BCPZ-40 | 功能描述:IC ADC OCTAL 12 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9637BCPZ-80 | 功能描述:IC ADC 12BIT SRL/SPI 16CH 80LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9637BCPZRL7-40 | 功能描述:IC ADC 12BIT SRL 40MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9637BCPZRL7-80 | 功能描述:IC ADC 12BIT SRL 80MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9639-210KITZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 210 MSPS Seria 1.8V ADC EB RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。