參數(shù)資料
型號(hào): AD9641-155KITZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 36/36頁(yè)
文件大?。?/td> 0K
描述: KIT EVAL FOR AD9641
設(shè)計(jì)資源: AD9641 Gerber Files
標(biāo)準(zhǔn)包裝: 1
系列: *
Data Sheet
AD9641
Rev. B | Page 9 of 36
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
NOTES
1. DNC = DO NOT CONNECT.
2. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE
PROVIDES THE ANALOG GROUND FOR THE PART. THIS EXPOSED PAD
MUST BE CONNECTED TO GROUND FOR PROPER OPERATION.
TOP VIEW
(Not to Scale)
AD9641
CSB
SCLK
SDIO
PDWN
DNC
DRGND
DRVDD
AVDD
AV
D
AV
D
AV
D
VI
N
+
VI
N
AV
D
AV
D
VC
M
DRV
DD
DO
UT
+
DO
UT
DRG
ND
DRV
DD
DRG
ND
D
SYN
C
+
DS
Y
NC–
PIN 1
INDICATOR
1
2
3
4
5
6
7
8
24
23
22
21
20
19
18
17
9
0
1
11 21 31 41 51 61
2
3
13 03 92 82 72 62 52
DNC
AVDD
CLK+
CLK–
AVDD
SYNC
AVDD
09
21
0-
00
4
Figure 4. LFCSP Pin Configuration (Top View)
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Type
Description
ADC Power Supplies
12, 16, 18, 19
DRVDD
Supply
Digital Output Driver Supply (1.8 V Nominal).
1, 3, 6, 8, 26, 27, 30, 31, 32
AVDD
Supply
Analog Power Supply (1.8 V Nominal).
2, 23
DNC
Do Not Connect.
11, 13, 17
DRGND
Driver ground
Digital Driver Supply Ground.
0
AGND, Exposed pad
Ground
The exposed thermal pad on the bottom of the package provides
the analog ground for the part. This exposed pad must be connected
to ground for proper operation.
ADC Analog
29
VIN+
Input
Differential Analog Input Pin (+).
28
VIN
Input
Differential Analog Input Pin ().
25
VCM
Output
Common-Mode Level Bias Output.
4
CLK+
Input
ADC Clock Input—True.
5
CLK
Input
ADC Clock Input—Complement.
Digital Inputs
7
SYNC
Input
Input Clock Divider Synchronization Pin.
10
DSYNC+
Input
Active Low JESD204A LVDS Sync Input—True/Active Low
JESD204A CMOS Sync Input.
9
DSYNC
Input
Active Low JESD204A LVDS Sync Input—Complement.
Digital Outputs
15
DOUT+
Output
CML Output Data—True.
14
DOUT
Output
CML Output Data—Complement.
SPI Control
21
SCLK
Input
SPI Serial Clock.
20
SDIO
Input/output
SPI Serial Data I/O.
22
CSB
Input
SPI Chip Select (Active Low).
ADC Configuration
24
PDWN
Input
Power-Down Input. Using the SPI interface, this input can be
configured as power-down or standby.
相關(guān)PDF資料
PDF描述
380LX121M400J012 CAP ALUM 120UF 400V 20% SNAP
DS9097U-S09# COM PORT ADAPTER
VI-2W0-EY CONVERTER MOD DC/DC 5V 50W
381LX101M450J022 CAP ALUM 100UF 450V 20% SNAP
VI-21H-EY CONVERTER MOD DC/DC 52V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9641-80KITZ 功能描述:BOARD EVAL FOR AD9641 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
AD9641BCPZ-155 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Trays 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP
AD9641BCPZ-80 功能描述:IC ADC 14BIT SRL 80MSPS 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD9641BCPZRL7-155 制造商:Analog Devices 功能描述:14BIT 155MSPS ADC W/JESD204A - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 14BIT SRL 155MSPS 32LFCSP
AD9641BCPZRL7-80 功能描述:14 Bit Analog to Digital Converter 1 Input 1 Pipelined 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):有效 位數(shù):14 采樣率(每秒):80M 輸入數(shù):1 輸入類(lèi)型:差分 數(shù)據(jù)接口:JESD204A 配置:S/H-ADC 無(wú)線(xiàn)電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):管線(xiàn) 參考類(lèi)型:內(nèi)部 電壓 - 電源,模擬:1.7 V ~ 1.9 V 電壓 - 電源,數(shù)字:1.7 V ~ 1.9 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:32-WFQFN 裸露焊盤(pán),CSP 供應(yīng)商器件封裝:32-LFCSP-WQ(5x5) 標(biāo)準(zhǔn)包裝:1,500