- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17059 > AD9737A-EBZ (Analog Devices Inc)BOARD EVAL FOR AD9737A PDF資料下載
參數(shù)資料
| 型號： | AD9737A-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 36/64頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9737A |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9737A/AD9739A
Rev. | Page 41 of 64
The AD9737A/AD9739A serial port can support both most
significant bit (MSB) first and least significant bit (LSB) first
data formats. Figure 153 illustrates how the serial port words
are formed for the MSB first and LSB first modes. The bit order
is controlled by the LSB/MSB bit (Register 0x00, Bit 6). The
default value of Bit 6 is 0, MSB first. When the LSB/MSB bit is
set high, the serial port interprets both instruction and data bytes
LSB first.
SCLK
SDATA
SCLK
SDATA
R/W
A1
A3
A2
A4
N1
N2
A0
A3
A1
A2
A0
A4
D71
D01 D11
D6N D7N
D61
D1N D0N
DATA TRANSFER CYCLE
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
INSTRUCTION CYCLE
09616-
073
CS
Figure 153. SPI Timing, MSB First (Upper) and LSB First (Lower)
Figure 154 illustrates the timing requirements for a write
operation to the SPI port. After the serial port enable (CS)
signal goes low, data (SDIO) pertaining to the instruction
header is read on the rising edges of the clock (SCLK). To
initiate a write operation, the read/not-write bit is set low. After
the instruction header is read, the eight data bits pertaining to
the specified register are shifted into the SDIO pin on the rising
edge of the next eight clock cycles.
Figure 155 illustrates the timing for a 3-wire read operation to
the SPI port. After CS goes low, data (SDIO) pertaining to the
instruction header is read on the rising edges of SCLK. A read
operation occurs if the read/not-write indicator is set high. After
the address bits of the instruction header are read, the eight data
bits pertaining to the specified register are shifted out of the
SDIO pin on the falling edges of the next eight clock cycles.
Figure 156 illustrates the timing for a 4-wire read operation to
the SPI port. The timing is similar to the 3-wire read operation
with the exception that data appears at the SDO pin only, whereas
the SDIO pin remains at high impedance throughout the
operation. The SDO pin is an active output only during the data
transfer phase and remains three-stated at all other times.
D7
D6
A0
D1
N1
N0
tS
SCLK
SDIO
1/
fSCLK
tLOW
tHI
tDS
tDH
R/W
D0
tH
09616-
074
CS
Figure 154. SPI Write Operation Timing
D7
D6
A0
D1
N1
tS
SCLK
SDIO
1/
fSCLK
tLOW
tHI
tDS
tDH
R/W
D0
tEZ
A2
A1
tDV
09616-
075
CS
Figure 155. SPI 3-Wire Read Operation Timing
A0
CS
N1
tS
SCLK
SDIO
1/
fSCLK
tLOW
tHI
tDS
tDH
R/W
tEZ
A2
A1
tDV
D7
D6
D1
SDO
D0
tEZ
09616-
076
Figure 156. SPI 4-Wire Read Operation Timing
C
相關PDF資料 |
PDF描述 |
|---|---|
| MIC2026-1YM | IC DISTRIBUTION SW DUAL 8-SOIC |
| VI-B1L-EY | CONVERTER MOD DC/DC 28V 50W |
| AD9706-DPG2-EBZ | BOARD EVAL FOR AD9706 |
| AD9705-DPG2-EBZ | BOARD EVAL FOR AD9705 |
| MIC2026-2YM | IC DISTRIBUTION SW DUAL 8-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9739 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter |
| AD9739A | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 2.5 GSPS, RF Digital-to-Analog Converter |
| AD9739ABBC | 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Trays |
| AD9739ABBCRL | 制造商:Analog Devices 功能描述:14 BIT 2.5 GSPS DAC A REVISION - Tape and Reel |
| AD9739ABBCZ | 功能描述:數(shù)模轉換器- DAC 14 Bit 2.5 GSPS DAC A Revision RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。