- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16440 > AD9912A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9912 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9912A/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 16/40頁(yè) |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9912 |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，直接數(shù)字合成（DDS） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9912 |
| 主要屬性： | 14 位數(shù)模轉(zhuǎn)換器，48 位調(diào)節(jié)字寬 |
| 次要屬性： | 1GHz 圖形用戶界面 |
| 已供物品： | 板 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
AD9912
Rev. F | Page 23 of 40
The procedure for tuning the spur reduction is as follows:
Although the worst spurs tend to be harmonic in origin, the fact
that the DAC is part of a sampled system results in the possibility
of spurs appearing in the output spectrum that are not harmoni-
cally related to the fundamental. For example, if the DAC is
sampled at 1 GHz and generates an output sinusoid of 170 MHz,
the fifth harmonic would normally be at 850 MHz. However,
because of the sampling process, this spur appears at 150 MHz,
only 20 MHz away from the fundamental. Therefore, when
attempting to reduce DAC spurs it is important to know the
actual location of the harmonic spur in the DAC output
spectrum based on the DAC sample rate so that its harmonic
number can be reduced.
1.
Determine which offending harmonic spur to reduce and
its amplitude. Enter that harmonic number into Bit 0 to
Bit 3 of Register 0x0500/Register 0x0505.
2.
Turn off the fundamental by setting Bit 7 of Register 0x0013
and enable the SpurKiller channel by setting Bit 7 of
Register 0x0500/Register 0x0505.
3.
Adjust the amplitude of the SpurKiller channel so that it
matches the amplitude of the offending spur.
4.
Turn the fundamental on by clearing Bit 7 of Register 0x0013.
5.
Adjust the phase of the SpurKiller channel so that
maximum interference is achieved.
The mechanics of performing harmonic spur reduction is shown
in Figure 48. It essentially consists of two additional DDS cores
operating in parallel with the original DDS. This enables the user
to reduce two different harmonic spurs from the second to the
15th with nine bits of phase offset control (±π) and eight bits of
amplitude control.
Note that the SpurKiller setting is sensitive to the loading of the
DAC output pins, and that a DDS reset is required if a SpurKiller
channel is turned off. The DDS can be reset by setting Bit 0 of
Register 0x0012, and resetting the part is not necessary.
The performance improvement offered by this technique varies
widely and depends on the conditions used. Given this extreme
variability, it is impossible to define a meaningful specification
to guarantee SpurKiller performance. Current data indicate that
a 6 dB to 8 dB improvement is possible for a given output
frequency using a common setting over process, temperature,
and voltage. There are frequencies, however, where a common
setting can result in much greater improvement. Manually
adjusting the SpurKiller settings on individual parts can result
in more than 30 dB of spurious performance improvement.
The dynamic range of the cancellation signal is further aug-
mented by a gain bit associated with each channel. When this
bit is set, the magnitude of the cancellation signal is doubled by
employing a 1-bit left-shift of the data. However, the shift
operation reduces the granularity of the cancellation signal
magnitude. The full-scale amplitude of a cancellation spur is
approximately 60 dBc when the gain bit is a Logic 0 and
approximately 54 dBc when the gain bit is a Logic 1.
06
76
3-
04
0
0
1
0
14
19
Q
D
48
14
DAC
(14-BIT)
DAC_OUT
DAC_OUTB
4
9
4
9
8
SHIFT
1
0
SHIFT
HEADROOM
CORRECTION
HARMONIC SPUR CANCELLATION
CH1 HARMONIC NUMBER
CH1 CANCELLATION PHASE OFFSET
CH2 HARMONIC NUMBER
CH2 CANCELLATION PHASE OFFSET
CH1 CANCELLATION MAGNITUDE
CH2 CANCELLATION MAGNITUDE
CH1 GAIN
CH2 GAIN
SPUR
CANCELLATION
ENABLE
ANGLE TO
AMPLITUDE
CONVERSION
DDS
PHASE
OFFSET
14
48
48-BIT ACCUMULATOR
DDS
48-BIT
FREQUENCY
TURNING WORD
(FTW)
SYSCLK
2-CHANNEL
HARMONIC
FREQUENCY
GENERATOR
CH1
CH2
DAC_RSET
DAC I-SET
REGISTERS
AND LOGIC
Figure 48. Spur Reduction Circuit Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| H1KXH-2636M | IDC CABLE - HPK26H/AE26M/X |
| 611430-000 | SOLDER SLEEVE .235" DIA W/LEAD |
| GMM12DTAN | CONN EDGECARD 24POS R/A .156 SLD |
| UPJ1H821MHD6TN | CAP ALUM 820UF 50V 20% RADIAL |
| GSM12DTAH | CONN EDGECARD 24POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9912BCPZ | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 1000MHz 1-DAC 14-Bit Serial 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC DDS 1GSPS 14BIT DAC |
| AD9912BCPZ-REEL7 | 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Tape and Reel |
| AD9913 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
| AD9913/PCBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 Sub 50mW 250MSPS (+) 10-bit DDS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9913/PCBZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。