參數(shù)資料
型號: AD9912A/PCBZ
廠商: Analog Devices Inc
文件頁數(shù): 19/40頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD9912
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝: 1
主要目的: 計時,直接數(shù)字合成(DDS)
嵌入式:
已用 IC / 零件: AD9912
主要屬性: 14 位數(shù)模轉(zhuǎn)換器,48 位調(diào)節(jié)字寬
次要屬性: 1GHz 圖形用戶界面
已供物品:
AD9912
Rev. F | Page 26 of 40
POWER SUPPLY PARTITIONING
The AD9912 features multiple power supplies, and their power
consumption varies with its configuration. This section covers
which power supplies can be grouped together and how the
power consumption of each block varies with frequency.
The numbers quoted here are for comparison only. Refer to the
Specifications section for exact numbers. With each group, use
bypass capacitors of 1 μF in parallel with a 10 μF.
The recommendations here are for typical applications, and for
these applications, there are four groups of power supplies:
3.3 V digital, 3.3 V analog, 1.8 V digital, and 1.8 V analog.
Applications demanding the highest performance may require
additional power supply isolation.
Important: All power supply pins must receive power regardless
of whether that block is used.
3.3 V SUPPLIES
DVDD_I/O (Pin 1) and AVDD3 (Pin 14)
Although one of these pins is analog and the other is digital,
these two 3.3 V supplies can be grouped together. The power
consumption on Pin 1 varies dynamically with serial port
activity.
AVDD3 (Pin 37)
This is the CMOS driver supply. It can be either 1.8 V or 3.3 V,
and its power consumption is a function of the output frequency
and loading of OUT_CMOS (Pin 38).
If the CMOS driver is used at 3.3 V, this supply should be
isolated from other 3.3 V supplies with a ferrite bead to avoid
a spur at the output frequency. If the HSTL driver is not used,
AVDD3 (Pin 37) can be connected (using a ferrite bead) to
AVDD3 (Pin 46, Pin 47, and Pin 49). If the HSTL driver is used,
connect AVDD3 (Pin 37) to Pin 1 and Pin 14, using a ferrite bead.
If the CMOS driver is used at 1.8 V, AVDD3 (Pin 37) can be
connected to AVDD (Pin 36).
If the CMOS driver is not used, AVDD3 (Pin 37) can be tied
directly to the 1.8 V AVDD (Pin 36) and the CMOS driver
powered down using Register 0x0010.
AVDD3 (Pin 46, Pin 47, and Pin 49)
These are 3.3 V DAC power supplies that typically consume
about 25 mA. At a minimum, a ferrite bead should be used to
isolate these from other 3.3 V supplies, with a separate regulator
being ideal.
1.8 V SUPPLIES
DVDD (Pin 3, Pin 5, and Pin 7)
These pins should be grouped together and isolated from the
1.8 V AVDD supplies. For most applications, a ferrite bead
provides sufficient isolation, but a separate regulator may be
necessary for applications demanding the highest performance.
The current consumption of this group increases from about
160 mA at a system clock of 700 MHz to about 205 mA at a
system clock of 1 GHz. There is also a slight (~5%) increase as
fOUT increases from 50 MHz to 400 MHz.
AVDD (Pin 11, Pin 19, Pin 23, Pin 24, Pin 36, Pin 42,
Pin 44, and Pin 45)
These pins can be grouped together and should be isolated from
other 1.8 V supplies. A separate regulator is recommended. At
a minimum, a ferrite bead should be used for isolation.
AVDD (Pin 53)
This 1.8 V supply consumes about 40 mA. The supply can be
run off the same regulator as the 1.8 V AVDD group, with a
ferrite bead to isolate Pin 53 from the rest of the 1.8 V AVDD
group. However, for applications demanding the highest
performance, a separate regulator is recommended.
AVDD (Pin 25, Pin 26, Pin 29, and Pin 30)
These system clock PLL power pins should be grouped together
and isolated from other 1.8 V AVDD supplies.
At a minimum, it is recommended that Pin 25 and Pin 30 be
tied together and isolated from the aggregate AVDD 1.8 V
supply with a ferrite bead. Likewise, Pin 26 and Pin 29 can also
be tied together, with a ferrite bead isolating them from the same
aggregate 1.8 V supply. The loop filter for the system clock PLL
should directly connect to Pin 26 and Pin 29 (see Figure 46).
Applications demanding the highest performance may need to
have these four pins powered by their on their own LDO.
If the system clock PLL is bypassed, the loop filter pin (Pin 31)
should be pulled down to analog ground using a 1 kΩ resistor.
Pin 25, Pin 26, Pin 29, and Pin 30 should be included in the large
1.8 V AVDD power supply group. In this mode, isolation of these
pins is not critical, and these pins consume almost no power.
相關(guān)PDF資料
PDF描述
H1KXH-2636M IDC CABLE - HPK26H/AE26M/X
611430-000 SOLDER SLEEVE .235" DIA W/LEAD
GMM12DTAN CONN EDGECARD 24POS R/A .156 SLD
UPJ1H821MHD6TN CAP ALUM 820UF 50V 20% RADIAL
GSM12DTAH CONN EDGECARD 24POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9912BCPZ 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 1000MHz 1-DAC 14-Bit Serial 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC DDS 1GSPS 14BIT DAC
AD9912BCPZ-REEL7 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Tape and Reel
AD9913 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9913/PCBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Sub 50mW 250MSPS (+) 10-bit DDS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
AD9913/PCBZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer