參數(shù)資料
型號： AD9974BBCZ
廠商： Analog Devices Inc
文件頁數(shù)： 38/52頁
文件大?。?/td> 0K
描述： IC CCDSP DUAL 14BIT 100-CSPBGA
標準包裝： 1
類型： CCD 信號處理器，14 位
輸入類型： 邏輯
輸出類型： 邏輯
接口： 3 線串口
電流 - 電源： 55mA
安裝類型： 表面貼裝
封裝/外殼： 100-LFBGA，CSPBGA
供應商設備封裝： 100-CSBGA（9x9）
包裝： 托盤
AD9974
Rev. A | Page 43 of 52
Address
Data Bit
Content
Default
Value
Update
Name
Description
0x0C
[27:0]
0
VD
TESTMODE
Test Operation Only. Set to 0 if this register is accessed.
0x0D
[0]
0
VD
CLIDIVIDE
CLI Divide.
1 = divide CLI input frequency by 2.
[3:1]
0
TESTMODE
Test Operation Only. Set to 0.
[27:4]
Unused
Set unused bits to 0.
0x0E
[27:0]
SCK
Unused
Set unused register to 0 if accessed.
0x0F
[27:0]
SCK
Unused
Set unused register to 0 if accessed.
Table 23. Miscellaneous Registers
Address
Data Bit
Content
Default
Value
Update
Name
Description
0x10
[0]
0
SCK
SW_RST
Software Reset. Bit self-clears to 0 when a reset occurs.
1 = reset Address 0x00 to Address 0xFF to default values.
[27:1]
Unused
Set unused bits to 0.
0x11
[0]
0
VD
OUT_CONTROL
Output Control.
0 = make all outputs dc inactive.
1 = enable outputs at next VD edge.
[27:1]
Unused
Set unused bits to 0.
0x12
[1:0]
0
SCK
TESTMODE
Test Operation Only. Set to 0.
[27:2]
Unused
Set unused bits to 0.
0x13
[0]
0
SCK
TESTMODE
Test Operation Only. Set to 0.
[27:1]
Unused
Set unused bits to 0.
0x14
[0]
0
SCK
TGCORE_RST
Timing Core Reset Bar.
0 = hold in reset.
1 = resume operation.
[27:1]
Unused
Set unused bits to 0.
0x15
[0]
0
SCK
CLI_BIAS
Enable bias for CLI input (see Figure 11).
0 = disable bias (CLI input is dc-coupled).
1 = enable bias (CLI input is ac-coupled).
[27:1]
Unused
Set unused bits to 0.
0x16
[0]
0
SCK
TESTMODE
Test Operation Only. Set to 0.
[27:1]
Unused
Set unused bits to 0.
0x17
[12:0]
0
SCK
UPDATE
Serial Interface Update Line. Sets the line (HD) within the field to
update the VD-updated registers. Disabled when PREVENTUP = 1.
[13]
0
PREVENTUP
Prevents normal update of VD-updated registers.
0 = normal update at VD.
1 = prevent update of VD-updated registers.
[27:14]
Unused
Set unused bits to 0.
0x18
[27:0]
0
TESTMODE
Test Operation Only. Set to 0 if this register is accessed.
0x19
[27:0]
0
TESTMODE
Test Operation Only. Set to 0 if this register is accessed.
0x1A to
0x1F
[27:0]
Unused
Set unused bits to 0.
Table 24. VD/HD Registers
Address
Data Bit
Content
Default
Value
Update
Name
Description
0x20
[0]
0
SCK
TESTMODE
Test Operation Only. Set to 0.
[27:1]
Unused
Set unused bits to 0.
0x21
[0]
0
SCK
VDHDPOL
VD/HD Active Polarity.
0 = active low.
1 = active high.
[2:1]
0
TESTMODE
Test Operation Only. Set to 0.
[27:3]
Unused
Set unused bits to 0.
0x22
[27:0]
0
TESTMODE
Test Operation Only. Set to 0 if this register is accessed.
相關PDF資料
PDF描述
AD9895KBCZ IC CCD SIGNAL PROC/GEN 64-CSPBGA
AD9849AKSTZ IC CCD SIGNAL PROC 12BIT 48LQFP
AD9847AKSTZ IC CCD SIGNAL PROC 10BIT 48-LQFP
AD9944KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP
3-221185-1 PLUG,75 OHM,COML BNC
相關代理商/技術參數(shù)
參數(shù)描述
AD9974BBCZRL 功能描述:IC CCDSP DUAL 14BIT 100-CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件
AD9975 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABST 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTEB 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9975ABSTRL 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*