- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9112 > ADF4208BRUZ-RL (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADF4208BRUZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時鐘/頻率合成器，RF |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 2GHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
ADF4206/ADF4208
Rev. A | Page 19 of 24
RF2 Prescaler Value
P6 in the RF2 AB counter latch sets the RF2 prescaler value.
See Figure 29.
RF2 Power-Down
P7 in Figure 29 is the power-down bit for the RF2 side.
RF SECTION (RF1)
Programmable RF1 Reference (R) Counter
If Control Bit C2 and Control Bit C1 are 1 and 0, the data is
transferred from the input shift register to the 14-bit RF1 R
counter. Figure 30 shows the input shift register data format for
the RF1 R counter and the divide ratios that are possible.
RF1 Phase Detector Polarity
P9 sets the RF1 phase detector polarity. When the RF1 VCO
characteristics are positive this is set to 1. When negative it is set
to 0. See Figure 30.
RF1 Charge Pump Three-State
P10 puts the RF1 charge pump into three-state mode when
programmed to a 1. It is set to 0 for normal operation.
RF1 Program Modes
Figure 28 and Figure 30 show how to set up the program modes
in the ADF420x family.
RF1 Charge Pump Currents
Bit P13 programs the current setting for the RF1 charge pump.
See Figure 30.
Programmable RF1 AB Counter
If Control Bit C2 and Control Bit C1 are 1 and 1, then the data
in the input register is used to program the RF1 AB counter.
The AB counter is a 6-bit swallow counter (A counter) and
11-bit programmable counter (B counter). Figure 31 shows the
input register data format for programming the RF1 AB counter
and the divide ratios that are possible.
RF1 Prescaler Value
P14 in the RF1 A, B counter latch sets the RF1 prescaler value.
RF1 Power-Down
Setting P16 in the RF1 AB counter high powers down RF1 side.
RF Fast Lock
The fast lock feature improves the lock time of the PLL. It
increases charge pump current to a maximum for a time.
Activate fast lock of the ADF420x family by setting P13 in the
reference counter high and setting the fast lock switch on using
MUXOUT. Switching in an external resistor using MUXOUT
compensates the loop dynamics for the effect of increasing
charge pump current. Setting P13 low removes the PLL from
fast lock mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4001BCPZ-RL7 | IC CLOCK GEN PLL 200MHZ 20LFCSP |
| VI-B1K-MV-S | CONVERTER MOD DC/DC 40V 150W |
| ADF4001BRUZ-R7 | IC CLOCK GEN PLL 200MHZ 16TSSOP |
| VI-21K-MW-S | CONVERTER MOD DC/DC 40V 100W |
| VE-25T-IV | CONVERTER MOD DC/DC 6.5V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4210 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF/IF PLL Frequency Synthesizers |
| ADF4210BCP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADF4210BRU | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADF4211 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF/IF PLL Frequency Synthesizers |
| ADF4211BCP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。