- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9663 > ADN2807ACPZ-RL (Analog Devices Inc)IC CLOCK/DATA RECOVERY 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADN2807ACPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，STM |
| 輸入： | CML |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 622MHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP |
| 包裝： | 帶卷 (TR) |
ADN2807
Rev. A | Page 17 of 20
CHOOSING AC COUPLING CAPACITORS
The ac coupling capacitors at the input (PIN, NIN) and output
(DATAOUTP, DATAOUTN) of the ADN2807 must be chosen
so that the device works properly at both OC-3 and OC-12 data
rates. When choosing the capacitors, the time constant formed
with the two 50 resistors in the signal path must be
considered. When a large number of consecutive identical digits
(CIDs) are applied, the capacitor voltage can drop due to
baseline wander (Figure 23), causing pattern dependent jitter
(PDJ). For the ADN2807 to work robustly at both OC-3 and
OC-12, a minimum capacitor of 0.1 F to PIN/NIN and 0.1 F
on DATAOUTP/DATAOUTN should be used. This is based on
the assumption that 1000 CIDs must be tolerated, and that the
PDJ should be limited to 0.01 UI p-p.
DC-COUPLED APPLICATION
The inputs to the ADN2807 can also be dc-coupled. This may
be necessary in burst mode applications where there are long
periods of CIDs, and where baseline wander cannot be
tolerated. If the inputs to the ADN2807 are dc-coupled, care
must be taken not to violate the input range and common-mode
level requirements of the ADN2807 (Figure 24 to Figure 26). If
dc coupling is required and the output levels of the TIA do not
adhere to the levels shown in Figure 25 and Figure 26, there
must be level shifting and/or an attenuator between the TIA
outputs and the ADN2807 inputs.
LOL TOGGLING DURING LOSS OF INPUT DATA
If the input data stream is lost due to a break in the optical link
(or for any reason), the clock output from the ADN2807 stays
within 1000 ppm of the VCO center frequency as long as there
is a valid reference clock. The LOL pin will toggle at a rate of
several kHz. This is because the LOL pin will toggle between a
Logic 1 and Logic 0 while the frequency loop and phase loop
swap control of the VCO. The chain of events is as follows:
The ADN2807 is locked to the input data stream; LOL = 0.
The input data stream is lost due to a break in the link. The
VCO frequency drifts until the frequency error is greater
than 1000 ppm. LOL is asserted to a Logic 1 as control of
the VCO is passed back to the frequency loop.
The frequency loop pulls the VCO to within 500 ppm of its
center frequency. Control of the VCO is passed back to the
phase loop and LOL is deasserted to Logic 0.
The phase loop tries to acquire, but there is no input data
present so the VCO frequency drifts.
The VCO frequency drifts until the frequency error is
greater than 1000 ppm. LOL is asserted to a Logic 1 as
control of the VCO is passed back to the frequency loop.
This process is repeated until a valid input data stream is
re-established.
50
ADN2807
NIN
PIN
50
VREF
CIN
V2
V1
V2b
V1b
TIA
LIMAMP
CDR
COUT
DATAOUTP
DATAOUTN
+
4
3
2
1
V1
V1b
V2
V2b
VDIFF
VDIFF = V2–V2b
VTH = ADN2807 QUANTIZER THRESHOLD
VREF
VTH
NOTES
1. DURING DATA PATTERNS WITH HIGH TRANSITION DENSITY, DIFFERENTIAL DC VOLTAGE AT V1 AND V2 IS 0.
2. WHEN THE OUTPUT OF THE TIA GOES TO CID, V1 AND V1b ARE DRIVEN TO DIFFERENT DC LEVELS. V2 AND V2b
DISCHARGE TO THE V REF LEVEL,WHICH EFFECTIVELY INTRODUCES A DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS.
3. WHEN THE BURST OF DATA STARTS AGAIN,THE DIFFERENTIAL DC OFFSET ACROSS THE AC COUPLING CAPACITORS IS APPLIED TO THE INPUT LEVELS,
CAUSING A DC SHIFT IN THE DIFFERENTIAL INPUT. THIS SHIFT IS LARGE ENOUGH SUCH THAT ONE OF THE STATES, EITHER HIGH OR LOW DEPENDING ON
THE LEVELS OF V1 AND V1b WHEN THE TIA WENT TO CID, IS CANCELLED OUT. THE QUANTIZER WILL NOT RECOGNIZE THIS AS A VALID STATE.
4. THE DC OFFSET SLOWLY DISCHARGES UNTIL THE DIFFERENTIAL INPUT VOLTAGE EXCEEDS THE SENSITIVITY OF THE ADN2807. THE QUANTIZER WILL BE
ABLE TO RECOGNIZE BOTH HIGH AND LOW STATES AT THIS POINT.
03877-0-023
Figure 23. Example of Baseline Wander
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27484T24F2PA | CONN PLUG 100POS STRAIGHT W/PINS |
| VE-JTZ-EY-F4 | CONVERTER MOD DC/DC 2V 20W |
| MS3126E22-55PZ | CONN PLUG 55POS STRAIGHT W/PINS |
| ADN2816ACPZ-RL7 | IC CLK/DATA REC 675MBPS 32-LFCSP |
| VE-JTZ-EY-F3 | CONVERTER MOD DC/DC 2V 20W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN2809 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2809XCP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2809XCP-RL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2811 | 制造商:AD 制造商全稱:Analog Devices 功能描述:OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2811ACP-CML | 制造商:Analog Devices 功能描述:CDR 2488.32Mbps/2666.06Mbps SONET/SDH 48-Pin LFCSP EP Tray 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。