參數(shù)資料
型號(hào): ADSP-2101BG-100
廠商: Analog Devices Inc
文件頁數(shù): 22/64頁
文件大?。?/td> 0K
描述: IC DSP CONTROLLER 16BIT 68PGA
標(biāo)準(zhǔn)包裝: 1
系列: ADSP-21xx
類型: 定點(diǎn)
接口: 同步串行端口(SSP)
時(shí)鐘速率: 25MHz
非易失內(nèi)存: 外部
芯片上RAM: 6kB
電壓 - 輸入/輸出: 5.00V
電壓 - 核心: 5.00V
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 68-BEPGA
供應(yīng)商設(shè)備封裝: 68-PGA(27.89x27.89)
包裝: 托盤
ADSP-21xx
REV. B
–29–
GENERAL NOTES
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results for
an individual device, the values given in this data sheet reflect
statistical variations and worst cases. Consequently, you cannot
meaningfully add parameters to derive longer times.
TIMING NOTES
Switching characteristics specify how the processor changes its
signals. You have no control over this timing—circuitry external
to the processor must be designed for compatibility with these
signal characteristics. Switching characteristics tell you what the
processor will do in a given circumstance. You can also use
TIMING PARAMETERS (ADSP-2101/2105/2111/2115/2161/2163)
switching characteristics to ensure that any timing requirement
of a device connected to the processor (such as memory) is
satisfied.
Timing requirements apply to signals that are controlled by
circuitry external to the processor, such as the data input for a
read operation. Timing requirements guarantee that the
processor operates correctly with other devices.
MEMORY REQUIREMENTS
The table below shows common memory device specifications
and the corresponding ADSP-21xx timing parameters, for your
convenience.
Memory
ADSP-21xx
Timing
Device
Timing
Parameter
Specification
Parameter
Definition
Address Setup to Write Start
tASW
A0–A13, DMS, PMS Setup before WR Low
Address Setup to Write End
tAW
A0–A13, DMS, PMS Setup before WR Deasserted
Address Hold Time
tWRA
A0–A13, DMS, PMS Hold after WR Deasserted
Data Setup Time
tDW
Data Setup before WR High
Data Hold Time
tDH
Data Hold after WR High
OE to Data Valid
tRDD
RD Low to Data Valid
Address Access Time
tAA
A0–A13, DMS, PMS, BMS to Data Valid
相關(guān)PDF資料
PDF描述
VI-B2Z-CX-F4 CONVERTER MOD DC/DC 2V 30W
DSEP30-06BR DIODE 600V 30A ISOPLUS247
TAJY107M016Y CAP TANT 100UF 16V 20% 2917
VI-B2Z-CW-F3 CONVERTER MOD DC/DC 2V 40W
ADSP-21061LKB-160 IC DSP CONTROLLER 32BIT 225BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2101BG-40 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-2101BG-50 制造商:Analog Devices 功能描述:
ADSP-2101BG-66 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
ADSP-2101BG-80 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
ADSP-2101BGZ-100 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 25MHZ 25MIPS 68CPGA - Trays