參數資料
型號: ADSP-21065LKSZ-240
廠商: Analog Devices Inc
文件頁數: 4/44頁
文件大?。?/td> 0K
描述: IC DSP CONTROLLR 544KBIT 208MQFP
產品培訓模塊: SHARC Processor Overview
標準包裝: 1
系列: SHARC®
類型: 浮點
接口: 主機接口,串行端口
時鐘速率: 60MHz
非易失內存: 外部
芯片上RAM: 64kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 3.30V
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-MQFP(28x28)
包裝: 托盤
其它名稱: ADSP-21065LKSZ240
ADSP-21065LKSZ240-ND
REV. C
–12–
ADSP-21065L–SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS
Test
C Grade
K Grade
Parameter
Conditions
Min
Max
Min
Max
Unit
VDD
Supply Voltage
3.13
3.60
3.13
3.60
V
TCASE
Case Operating Temperature
–40
+100
0
+85
∞C
VIH
High Level Input Voltage
@ VDD = max
2.0
VDD + 0.5
2.0
VDD + 0.5
V
VIL1
Low Level Input Voltage1
@ VDD = min
–0.5
0.8
–0.5
0.8
V
VIL2
Low Level Input Voltage
2
@ VDD = min
–0.5
0.7
–0.5
0.7
V
NOTE
See Environmental Conditions for information on thermal specifications.
ELECTRICAL CHARACTERISTICS
C and K Grades
Parameter
Test Conditions
Min
Max
Unit
VOH
High Level Output Voltage
3
@ VDD = min, IOH = –2.0 mA
4
2.4
V
VOL
Low Level Output Voltage
3
@ VDD = min, IOL = 4.0 mA
4
0.4
V
IIH
High Level Input Current
5
@ VDD = max, VIN = VDD max
10
mA
IIL
Low Level Input Current
5
@ VDD = max, VIN = 0 V
10
mA
IILP
Low Level Input Current
6
@ VDD = max, VIN = 0 V
150
mA
IOZH
Three-State Leakage Current
7, 8, 9, 10
@ VDD = max, VIN = VDD max
10
mA
IOZL
Three-State Leakage Current
7
@ VDD = max, VIN = 0 V
8
mA
IOZLS
Three-State Leakage Current
8
@ VDD = max, VIN = 0 V
150
mA
IOZLA
Three-State Leakage Current
11
@ VDD = max, VIN = 1.5 V
350
mA
IOZLAR
Three-State Leakage Current
10
@ VDD = max, VIN = 0 V
4
mA
IOZLC
Three-State Leakage Current
9
@ VDD = max, VIN = 0 V
1.5
mA
CIN
Input Capacitance
12, 13
fIN = 1 MHz, TCASE = 25
∞C, VIN = 2.5 V
8
pF
NOTES
1 Applies to input and bidirectional pins: DATA
31-0, ADDR23-0, BSEL, RD, WR, SW, ACK, SBTS, IRQ2-0, FLAG11-0, HBG, CS, DMAR1, DMAR2, BR2-1, ID2-0,
RPBA,
CPA, TFS0, TFS1, RFS0, RFS1, BMS, TMS, TDI, TCK, HBR, DR0A, DR1A, DR0B, DR1B, TCLK0, TCLK1, RCLK0, RCLK1, RESET, TRST,
PWM_EVENT0, PWM_EVENT1,
RAS, CAS, SDWE, SDCKE.
2 Applies to input pin CLKIN.
3 Applies to output and bidirectional pins: DATA
31-0, ADDR23-0, MS3-0, RD, WR, SW, ACK, FLAG11-0, HBG, REDY, DMAG1, DMAG2, BR2-1, CPA, TCLK0,
TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, DT0A, DT1A, DT0B, DT1B, XTAL,
BMS, TDO, EMU, BMSTR, PWM_EVENT0, PWM_EVENT1,
RAS, CAS, DQM, SDWE, SDCLK0, SDCLK1, SDCKE, SDA10.
4 See Output Drive Currents for typical drive current capabilities.
5 Applies to input pins: ACK,
SBTS, IRQ
2-0, HBR, CS, DMAR1, DMAR2, ID1-0, BSEL, CLKIN, RESET, TCK (Note that ACK is pulled up internally with 2 k
W
during reset in a multiprocessor system, when ID1-0 = 01 and another ADSP-21065L is not requesting bus mastership.)
6Applies to input pins with internal pull-ups: DR0A, DR1A, DR0B, DR1B,
TRST, TMS, TDI.
7Applies to three-statable pins: DATA
31-0, ADDR23-0, MS3-0, RD, WR, SW, ACK, FLAG11-0, REDY, HBG, DMAG1, DMAG2, BMS, TDO, RAS, CAS, DQM,
SDWE, SDCLK0, SDCLK1, SDCKE, SDA10, and EMU (Note that ACK is pulled up internally with 2 k
W during reset in a multiprocessor system, when ID1-0 =
01 and another ADSP-21065L is not requesting bus mastership).
8 Applies to three-statable pins with internal pull-ups: DT0A, DT1A, DT0B, DT1B, TCLK0, TCLK1, RCLK0, RCLK1.
9Applies to
CPA pin.
10Applies to ACK pin when pulled up.
11 Applies to ACK pin when keeper latch enabled.
12 Guaranteed but not tested.
13 Applies to all signal pins.
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS
*
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +4.6 V
Input Voltage . . . . . . . . . . . . . . . . . . . . . –0.5 V to VDD + 0.5 V
Output Voltage Swing . . . . . . . . . . . . . . –0.5 V to VDD + 0.5 V
Load Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 pF
Junction Temperature Under Bias . . . . . . . . . . . . . . . . . 130
∞C
Storage Temperature Range . . . . . . . . . . . . . –65
∞C to +150∞C
Lead Temperature (5 seconds) . . . . . . . . . . . . . . . . . . . 280
∞C
*Stresses greater than those listed above may cause permanent damage to the device.
These are stress ratings only; functional operation of the device at these or any other
conditions greater than those indicated in the operational sections of this specifica-
tion is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect device reliability.
ESD SENSITIVITY
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the ADSP-21065L features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
相關PDF資料
PDF描述
GEC07DRTI CONN EDGECARD 14POS DIP .100 SLD
TAP106M035DCS CAP TANT 10UF 35V 20% RADIAL
HMM36DRTF CONN EDGECARD 72POS DIP .156 SLD
VI-B12-CW-B1 CONVERTER MOD DC/DC 15V 100W
VE-21K-CY-F3 CONVERTER MOD DC/DC 40V 50W
相關代理商/技術參數
參數描述
ADSP-21065LKSZ-264 功能描述:IC DSP CONTROLL 544KBIT 208-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數字式信號處理器) 系列:SHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,FCBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2106X 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer Family
ADSP-2109 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers
ADSP-2109KP-80 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers
ADSP-2109LKP-55 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost DSP Microcomputers